会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • ERROR DETECTION USING PARITY COMPENSATION IN BINARY CODED DECIMAL AND DENSELY PACKED DECIMAL CONVERSIONS
    • 在二进制编码的十进制和密封包装的十进制转换中使用奇偶校验的错误检测
    • US20100306632A1
    • 2010-12-02
    • US12472519
    • 2009-05-27
    • Steven R. CarloughMark A. ErleMichael R. Kelly
    • Steven R. CarloughMark A. ErleMichael R. Kelly
    • H03M13/11G06F11/10
    • H03M7/12H03M13/09
    • Error detection using parity compensation in binary coded decimal (BCD) and densely packed decimal (DPD) conversions, including a computer program product having a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes receiving formatted decimal data in a first format, the formatted decimal data consisting of a DPD format data or a BCD format data. One or more first parity bits are generated by converting the received data into a second format of the formatted decimal data, and by determining the parity of the data in the second format. One or more second parity bits are generated directly from the received data. An error flag is set to indicate an error in the data in the second format in response to the first parity bits not being equal to the second parity bits.
    • 使用二进制编码十进制(BCD)和密集十进制(DPD)转换中的奇偶校验的误差检测,包括具有由处理电路可读的有形存储介质的计算机程序产品,并且存储由处理电路执行以执行方法的指令。 该方法包括以第一格式接收格式化的十进制数据,格式化的十进制数据由DPD格式数据或BCD格式数据组成。 通过将接收到的数据转换成格式化的十进制数据的第二格式,并且通过确定第二格式的数据的奇偶校验来生成一个或多个第一奇偶校验位。 从接收的数据直接生成一个或多个第二奇偶校验位。 响应于第一奇偶校验位不等于第二奇偶校验位,错误标志被设置为指示第二格式的数据中的错误。
    • 2. 发明授权
    • Error detection using parity compensation in binary coded decimal and densely packed decimal conversions
    • 使用二进制编码十进制和密集十进制转换中的奇偶补偿进行错误检测
    • US08286061B2
    • 2012-10-09
    • US12472519
    • 2009-05-27
    • Steven R. CarloughMark A. ErleMichael R. Kelly
    • Steven R. CarloughMark A. ErleMichael R. Kelly
    • H03M13/00
    • H03M7/12H03M13/09
    • Error detection using parity compensation in binary coded decimal (BCD) and densely packed decimal (DPD) conversions, including a computer program product having a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes receiving formatted decimal data in a first format, the formatted decimal data consisting of a DPD format data or a BCD format data. One or more first parity bits are generated by converting the received data into a second format of the formatted decimal data, and by determining the parity of the data in the second format. One or more second parity bits are generated directly from the received data. An error flag is set to indicate an error in the data in the second format in response to the first parity bits not being equal to the second parity bits.
    • 使用二进制编码十进制(BCD)和密集十进制(DPD)转换中的奇偶校验的误差检测,包括具有由处理电路可读的有形存储介质的计算机程序产品,并且存储由处理电路执行以执行方法的指令。 该方法包括以第一格式接收格式化的十进制数据,格式化的十进制数据由DPD格式数据或BCD格式数据组成。 通过将接收到的数据转换成格式化的十进制数据的第二格式,并且通过确定第二格式的数据的奇偶校验来生成一个或多个第一奇偶校验位。 从接收的数据直接生成一个或多个第二奇偶校验位。 响应于第一奇偶校验位不等于第二奇偶校验位,错误标志被设置为指示第二格式的数据中的错误。
    • 8. 发明申请
    • HARDWARE RECOVERY IN MULTI-THREADED PROCESSOR
    • 多线程处理器中的硬件恢复
    • US20140019803A1
    • 2014-01-16
    • US13548448
    • 2012-07-13
    • Fadi Y. BusabaSteven R. CarloughChristopher A. KrygowskiBrian R. PraskyChung-Lung K. Shum
    • Fadi Y. BusabaSteven R. CarloughChristopher A. KrygowskiBrian R. PraskyChung-Lung K. Shum
    • G06F11/14
    • G06F11/1479G06F11/1438
    • A computer system includes a simultaneous multi-threading processor and memory in operable communication with the processor. The processor is configured to perform a method including running multiple threads simultaneously, detecting a hardware error in one or more hardware structures of the processing circuit, and identifying one or more victim threads of the multiple threads. The processor is further configured to identify a plurality of hardware structures associated with execution of the one or more victim threads, isolate the one or more victim threads from the rest of the multiple threads by preventing access to the plurality of hardware structures by the multiple threads, flush the one or more victim threads by resetting hardware states of the plurality of hardware structures, and restore the one or more victim threads by restoring the plurality of hardware structures to a known safe state.
    • 计算机系统包括同时多线程处理器和与处理器可操作地通信的存储器。 处理器被配置为执行包括同时运行多个线程的方法,检测处理电路的一个或多个硬件结构中的硬件错误,以及识别多个线程的一个或多个受害者线程。 所述处理器还被配置为识别与所述一个或多个受害者线程的执行相关联的多个硬件结构,通过所述多个线程阻止对所述多个硬件结构的访问来将所述一个或多个受害者线程与所述多个线程的其余部分隔离 通过重置多个硬件结构的硬件状态来刷新一个或多个受害者线程,并通过将多个硬件结构恢复到已知的安全状态来恢复一个或多个受害者线程。
    • 10. 发明授权
    • Method for performing decimal floating point addition
    • 执行十进制浮点加法的方法
    • US08161091B2
    • 2012-04-17
    • US12358911
    • 2009-01-23
    • Steven R. CarloughWen H. LiEric M. Schwarz
    • Steven R. CarloughWen H. LiEric M. Schwarz
    • G06F7/485
    • G06F7/4912G06F2207/4911
    • A method for performing a decimal floating point operation including receiving a first operand having a first coefficient and a first exponent into a first register. A second operand having a second coefficient and a second exponent are received into a second register. An operation, either addition or subtraction, associated with the first operand and the second operand is received. Three concurrent calculations are performed on the first operand and the second operand. The three concurrent calculations include: applying the operation to the first operand and the second operand based on a first assumption; applying the operation to the first operand and the second operand based on a second assumption; and applying the operation to the first operand and the second operand based on a third assumption. A final result is selected from the first result, the second result and the third result.
    • 一种用于执行十进制浮点运算的方法,包括将具有第一系数和第一指数的第一操作数接收到第一寄存器中。 具有第二系数和第二指数的第二操作数被接收到第二寄存器中。 接收与第一操作数和第二操作数相关联的加法或减法操作。 在第一个操作数和第二个操作数上执行三个并发计算。 三个并发计算包括:基于第一假设将操作应用于第一操作数和第二操作数; 基于第二假设将操作应用于第一操作数和第二操作数; 以及基于第三假设将所述操作应用于所述第一操作数和所述第二操作数。 从第一个结果,第二个结果和第三个结果中选择最终结果。