会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Thin film transistor array panel and method of manufacturing the same
    • 薄膜晶体管阵列面板及其制造方法
    • US09455276B2
    • 2016-09-27
    • US14456154
    • 2014-08-11
    • Samsung Display Co., Ltd.
    • Hee Jun ByeonSeung Sok SonBo Sung KimYeon Taek Jeong
    • H01L27/12G02F1/1362G02F1/1343
    • H01L27/124G02F1/134363G02F1/136227H01L27/1259
    • A thin film transistor array panel includes: a substrate; a gate line and a common voltage line on the substrate and electrically separated from each other; a gate insulating layer on the gate line and the common voltage line; a first passivation layer on the gate insulating layer; a common electrode on the first passivation layer; a second passivation layer on the common electrode; and a pixel electrode and a connecting member on the second passivation layer and electrically separated from each other. A first contact hole and a second contact hole are defined in the first and second passivation layers. The pixel electrode and the drain electrode are connected to each other through the second contact hole. The connecting member and the common electrode are connected to each other through the first contact hole.
    • 薄膜晶体管阵列面板包括:基板; 栅极线和公共电压线,并且彼此电分离; 栅极线和公共电压线上的栅极绝缘层; 栅极绝缘层上的第一钝化层; 在第一钝化层上的公共电极; 公共电极上的第二钝化层; 以及第二钝化层上的像素电极和连接构件,并且彼此电分离。 在第一钝化层和第二钝化层中限定第一接触孔和第二接触孔。 像素电极和漏极通过第二接触孔相互连接。 连接构件和公共电极通过第一接触孔彼此连接。
    • 3. 发明授权
    • Thin film transistor and manufacturing method thereof
    • 薄膜晶体管及其制造方法
    • US09136342B2
    • 2015-09-15
    • US14495835
    • 2014-09-24
    • SAMSUNG DISPLAY CO., LTD.
    • Yeon Taek JeongBo Sung KimDoo-Hyoung LeeJune Whan ChoiTae-Young ChoiKano Masataka
    • H01L29/76H01L29/423H01L29/51H01L29/49H01L29/786
    • H01L29/42384H01L29/4908H01L29/51H01L29/512H01L29/786H01L2029/42388
    • A thin film transistor is provided. A thin film transistor according to an exemplary embodiment of the present invention includes: a substrate; a gate line disposed on the substrate and including a gate electrode; a semiconductor layer disposed on the substrate and including at least a portion overlapping the gate electrode; a gate insulating layer disposed between the gate line and the semiconductor layer; and a source electrode and a drain electrode disposed on the substrate and facing each other over a channel region of the semiconductor layer. The gate insulating layer includes a first region and a second region, the first region corresponds to the channel region of the semiconductor layer, the first region is made of a first material, the second region is made of a second material, and the first material and the second material have different atomic number ratios of carbon and silicon.
    • 提供薄膜晶体管。 根据本发明的示例性实施例的薄膜晶体管包括:基板; 栅极线,设置在所述基板上并且包括栅电极; 半导体层,设置在所述基板上,并且至少包括与所述栅电极重叠的部分; 设置在所述栅极线和所述半导体层之间的栅极绝缘层; 以及设置在所述基板上并且在所述半导体层的沟道区域上彼此面对的源电极和漏电极。 栅极绝缘层包括第一区域和第二区域,第一区域对应于半导体层的沟道区域,第一区域由第一材料制成,第二区域由第二材料制成,第一材料 并且第二材料具有不同的碳和硅原子数比。
    • 9. 发明授权
    • Thin film transistor and method of forming the same
    • 薄膜晶体管及其形成方法
    • US08895977B2
    • 2014-11-25
    • US13673195
    • 2012-11-09
    • Samsung Display Co., Ltd.
    • Doo Hyoung LeeBo Sung KimChan Woo YangSeung-Ho JungYeon Taek JeongJune Whan ChoiTae-Young Choi
    • H01L21/786H01L29/786H01L21/385
    • H01L29/66969H01L21/02565H01L21/02614H01L21/385H01L21/441H01L21/477H01L29/7869
    • A thin film transistor includes a substrate, an oxide semiconductor layer that is disposed on the substrate, a gate electrode that overlaps with the oxide semiconductor layer, a gate insulating layer that is disposed between the oxide semiconductor layer and the gate electrode, and a source electrode and a drain electrode that at least partially overlap with the oxide semiconductor layer and are spaced from each other. The gate insulating layer includes an oxide including a first material. The oxide semiconductor layer includes an oxide which includes a same material as the first material and a second material, and the source electrode and the drain electrode include an oxide that includes a same material as the second material and a third material, and a grain boundary is not formed on an interface between at least one of the gate insulating layer and the oxide semiconductor layer or between the oxide semiconductor layer, and the source electrode and the drain electrode.
    • 薄膜晶体管包括衬底,设置在衬底上的氧化物半导体层,与氧化物半导体层重叠的栅电极,设置在氧化物半导体层和栅电极之间的栅极绝缘层,以及源极 电极和与氧化物半导体层至少部分重叠并且彼此间隔开的漏电极。 栅极绝缘层包括包含第一材料的氧化物。 氧化物半导体层包括与第一材料相同的材料和第二材料的氧化物,源电极和漏极包括包含与第二材料相同的材料的氧化物和第三材料,以及晶界 不形成在栅极绝缘层和氧化物半导体层中的至少一个之间或氧化物半导体层以及源电极和漏电极之间的界面上。