会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Metal-oxide-semiconductor device including a buried lightly-doped drain region
    • 金属氧化物半导体器件包括埋入的轻掺杂漏极区域
    • US07297606B2
    • 2007-11-20
    • US11116903
    • 2005-04-28
    • Muhammed Ayman ShibibShuming Xu
    • Muhammed Ayman ShibibShuming Xu
    • H01L21/336
    • H01L29/402H01L29/0615H01L29/0847H01L29/0873H01L29/4175H01L29/66659H01L29/7835
    • An MOS device includes a semiconductor layer of a first conductivity type, a source region of a second conductivity type formed in the semiconductor layer, and a drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the source region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the source and drain regions. The MOS device further includes a buried LDD region of the second conductivity type formed in the semiconductor layer between the gate and the drain region, the buried LDD region being spaced laterally from the drain region, and a second LDD region of the first conductivity type formed in the buried LDD region and proximate the upper surface of the semiconductor layer. The second LDD region is self-aligned with the gate and spaced laterally from the gate such that the gate is non-overlapping relative to the second LDD region.
    • MOS器件包括形成在半导体层中的第一导电类型的半导体层,第二导电类型的源极区和形成在半导体层中并与源极区隔开的第二导电类型的漏极区。 栅极形成在半导体层的上表面附近,并且至少部分地在源区和漏区之间形成。 MOS器件还包括形成在栅极和漏极区域之间的半导体层中的第二导电类型的埋入LDD区域,所述掩埋LDD区域与漏极区域横向间隔开,并且形成第一导电类型的第二LDD区域 在掩埋的LDD区域中并且靠近半导体层的上表面。 第二LDD区域与栅极自对准并且与栅极横向隔开,使得栅极相对于第二LDD区域不重叠。
    • 7. 发明授权
    • Electrostatic discharge protection in a semiconductor device
    • 半导体器件中的静电放电保护
    • US07190563B2
    • 2007-03-13
    • US10403570
    • 2003-03-31
    • Muhammed Ayman Shibib
    • Muhammed Ayman Shibib
    • H02H3/22
    • H01L27/0266
    • An electrostatic discharge (ESD) protection circuit for protecting a circuit from an ESD event, the ESD protection circuit comprises a metal-oxide semiconductor (MOS) device including a gate terminal, a first source/drain terminal, a second source/drain terminal and a bulk terminal, the bulk and first source/drain terminals being operatively coupled across the circuit to be protected, the gate and second source/drain terminals being coupled together; and a voltage generation circuit coupled between the bulk and gate terminals of the MOS device. The voltage generation circuit is configured to generate a voltage difference between the bulk and gate terminals of the MOS device during at least a portion of the ESD event. In this manner, a current handling capability of the MOS device is increased, thereby advantageously enabling a smaller sized device having a significantly smaller capacitance associated therewith to be employed in the ESD protection circuit.
    • 一种用于保护电路免受ESD事件的静电放电(ESD)保护电路,ESD保护电路包括金属氧化物半导体(MOS)器件,其包括栅极端子,第一源极/漏极端子,第二源极/漏极端子和 体积端子,体积和第一源极/漏极端子可操作地耦合在待保护的电路上,栅极和第二源极/漏极端子耦合在一起; 以及耦合在MOS器件的体栅极和栅极端子之间的电压产生电路。 电压产生电路被配置为在ESD事件的至少一部分期间产生MOS器件的体栅极和栅极端子之间的电压差。 以这种方式,增加了MOS器件的电流处理能力,从而有利地使得能够在ESD保护电路中采用具有与其相关的显着更小的电容的较小尺寸的器件。
    • 10. 发明授权
    • Bipolar transistor with MOS-controlled protection for reverse-biased
emitter-based junction
    • 具有MOS控制保护的双极晶体管,用于反向偏置发射极基结
    • US5773338A
    • 1998-06-30
    • US562235
    • 1995-11-21
    • Muhammed Ayman Shibib
    • Muhammed Ayman Shibib
    • H01L27/02H01L29/73H01L29/72
    • H01L27/0248H01L29/7302
    • A bipolar transistor with MOS-controlled protection for a reverse-biased emitter-base junction is disclosed. A bipolar transistor and a MOS transistor are configured with the drain and the gate electrically coupled to the emitter, and the source and body electrically coupled to the base. A reverse-bias at the emitter-base junction, which is less than a breakdown voltage for the emitter-base junction, activates the MOS transistor which substantially reduces the resistance between the emitter and the base. Preferably, a first semiconductor region provides both the drain and the emitter, and a second semiconductor region provides both the body and the base, for reduced surface area on an integrated circuit chip.
    • 公开了一种具有用于反向偏置发射极 - 基极结的MOS控制保护的双极晶体管。 双极晶体管和MOS晶体管被配置为具有电耦合到发射极的漏极和栅极,并且源极和主体电耦合到基极。 在发射极 - 基极结处的反向偏压小于发射极 - 基极结的击穿电压,激活MOS晶体管,其大大降低了发射极和基极之间的电阻。 优选地,第一半导体区域提供漏极和发射极两者,并且第二半导体区域提供主体和基极,以减小集成电路芯片上的表面积。