会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Video display control circuit arrangement
    • 视频显示控制电路布置
    • US4769637A
    • 1988-09-06
    • US802226
    • 1985-11-26
    • Ned C. ForresterRobert C. RoseThomas C. Furlong
    • Ned C. ForresterRobert C. RoseThomas C. Furlong
    • G09G5/00G06F3/153G09G5/14G09G5/34G09G1/16
    • G09G5/346
    • The present circuit arrangement is principally directed to scrolling of a region or regions on a video display and includes a bit map memory, at least one address generation and control signal circuitry chip, one or more data signal path circuitry chips, timing circuitry and logic circuitry interconnecting the foregoing various sections of circuitry. The present arrangement functions to refresh, scroll and update during each horizontal scan, in response to a plurality of timing cycles, with every other cycle being a refresh cycle and the intervening cycles being either scroll or update cycles. During a refresh cycle there is a burst of signals read from memory and transmitted to a shift register feeding the video screen to effect refreshing a section of the screen. At the same time those signals are used to refresh the memory. During the alternate cycles (between refresh cycles) there may be a burst of signals from the signal path circuitry chip to write information into the bit map memory at some new address to effect scrolling. Instead of performing scrolling in the alternate cycles, information may be erased from a region. In the alternative there may be a burst of signals from an information source transmitted to the bit map memory to effect updating (i.e. writing new data information into the memory). The foregoing arrangement permits the entire bit map memory to be rewritten during the period required for one vertical scan of the video display device which in turn enables the system to provide rapid smooth scrolling and continued sequential addressing of the memory.
    • 本电路装置主要针对视频显示器上的区域或区域的滚动,并且包括位图存储器,至少一个地址生成和控制信号电路芯片,一个或多个数据信号路径电路芯片,定时电路和逻辑电路 互连电路的前述各个部分。 本布置用于响应于多个定时周期在每个水平扫描期间刷新,滚动和更新,其中每隔一个周期是刷新周期,并且中间周期是滚动或更新周期。 在刷新周期期间,存储从存储器读取的信号的一串信号,并发送到移位寄存器,该移位寄存器馈送视频屏幕以实现刷新屏幕的一部分。 同时,这些信号用于刷新内存。 在替代周期期间(在刷新周期之间),可能存在来自信号路径电路芯片的信号脉冲串,以在某些新地址将信息写入位图存储器以实现滚动。 代替在替代周期中执行滚动,可以从区域中擦除信息。 在替代方案中,可能存在来自发送到位图存储器的信息源的信号突发以实现更新(即,将新的数据信息写入存储器)。 上述布置允许在视频显示设备的一次垂直扫描所需的周期期间重写整个位图存储器,这又使得系统能够提供快速平滑滚动和继续顺序寻址存储器。
    • 5. 发明授权
    • Pixel data formatting
    • 像素数据格式
    • US5128658A
    • 1992-07-07
    • US211778
    • 1988-06-27
    • James L. PappasLarry D. SeilerRobert C. Rose
    • James L. PappasLarry D. SeilerRobert C. Rose
    • G09G5/02G09G5/06G09G5/14
    • G09G5/026G09G5/06G09G5/14
    • Pixel formats and a pixel mapping unit for use in a computer graphics terminal which provides an address input to a color look-up table. The disclosed pixel formats can be used to conserve frame buffer memory, color table memory, or both. For example, the formats support pseudo color or full color mapping, overlay planes, and color table bank select while using a minimum amount of memory. A valid plane feature is also supported, which can be used to enable rapid clearing of a window. The pixel mapping unit is especially handy in supporting multiple windows, because a unique mapping configuration word, which specifies how pixels are to be interpreted, may be specified for each window.
    • 像素格式和用于计算机图形终端中的像素映射单元,其为颜色查找表提供地址输入。 所公开的像素格式可用于节省帧缓冲存储器,色表存储器或两者。 例如,格式支持伪彩色或全色映射,重叠平面和彩色表格库选择,同时使用最小量的内存。 还支持有效的平面功能,可用于快速清除窗口。 像素映射单元特别方便地支持多个窗口,因为可以为每个窗口指定唯一的映射配置字,其指定如何解释像素。
    • 6. 发明授权
    • Semaphore controlled video chip loading in a computer video graphics
system
    • 信号量控制视频芯片加载在计算机视频图形系统中
    • US5058041A
    • 1991-10-15
    • US206203
    • 1988-06-13
    • Robert C. RoseLarry D. SeilerJames L. Pappas
    • Robert C. RoseLarry D. SeilerJames L. Pappas
    • G09G5/14G09G5/395
    • G09G5/395G09G5/14
    • A method and apparatus for updating the copies of state table values of a video data path chip set for a computer graphics system is provided. The apparatus uses off screen bitmap memory or other dual-ported memory in a frame buffer to store a shadow copy of the state that is stored in the video data path chips. The state tables include such things as color lookup tables, window definitions and cursors. A semaphore is used to prevent screen glitches caused by updating state tables from the copy of state table values that are partially modified. The state tables are loaded into the chips during vertical retrace, when the screen is being blanked. Before the CPU begins to update the shadow copy in the frame buffer, it claims the semaphore. If a vertical retrace occurs before the CPU has completed updating the frame buffer, the chips are not loaded during that vertical retrace. Before the chips start loading, a system timing chip claims the semaphore. The CPU cannot commence modifying the frame buffer until the load is finished.
    • 提供了一种用于更新计算机图形系统的视频数据路径芯片组的状态表值的副本的方法和装置。 该设备使用屏幕位图存储器或帧缓冲器中的其他双端口存储器来存储存储在视频数据路径芯片中的状态的影子副本。 状态表包括颜色查找表,窗口定义和光标等。 信号量用于防止从部分修改的状态表值的副本更新状态表导致的屏幕故障。 当屏幕被消隐时,状态表在垂直回扫期间加载到芯片中。 在CPU开始更新帧缓冲区中的卷影副本之前,它会声明信号量。 如果在CPU完成更新帧缓冲区之前发生垂直回扫,则在该垂直回扫期间芯片不会被加载。 在芯片开始加载之前,系统定时芯片要求信号量。 在负载完成之前,CPU无法开始修改帧缓冲区。