会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Semiconductor structure and method of manufacture
    • 半导体结构及制造方法
    • US08133794B2
    • 2012-03-13
    • US12330763
    • 2008-12-09
    • Michael Albert Tischler
    • Michael Albert Tischler
    • H01L21/76
    • H01L27/0617H01L21/76232H01L27/0629H01L27/08
    • In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes removing a portion of a semiconductor material using an orientation-dependent etch to form a first cavity, a second cavity, wherein the first cavity is isolated from the second cavity, a first protrusion is between the first cavity and the second cavity, and the semiconductor material comprises silicon. The method further includes performing a thermal oxidation to convert a portion of the silicon of the semiconductor material to silicon dioxide and forming a first dielectric material over the first cavity, over the second cavity, over at least a portion of the semiconductor material, and over at least a portion of the first protrusion. Other embodiments are described and claimed.
    • 在各种实施例中,公开了制造这些结构的半导体结构和方法。 在一个实施例中,一种方法包括使用取向依赖性蚀刻去除一部分半导体材料以形成第一空腔,第二腔,其中第一空腔与第二空腔隔离,第一突起位于第一空腔和 第二腔和半导体材料包括硅。 该方法还包括执行热氧化以将半导体材料的硅的一部分转换为二氧化硅,并在半导体材料的至少一部分上方的第二空腔上方的第一空腔上形成第一电介质材料,以及在 所述第一突起的至少一部分。 描述和要求保护其他实施例。
    • 4. 发明申请
    • SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE
    • 半导体结构及其制造方法
    • US20090149009A1
    • 2009-06-11
    • US12330756
    • 2008-12-09
    • Michael Albert Tischler
    • Michael Albert Tischler
    • H01L21/4763H01L21/465
    • H01L21/3063H01L21/30608H01L21/76232H01L27/0629
    • In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes removing a portion of a semiconductor material using an electrochemical etch to form a first cavity, a second cavity, wherein the first cavity is isolated from the second cavity, a first protrusion is between the first cavity and the second cavity, and the semiconductor material comprises silicon. The method further includes performing a thermal oxidation to convert a portion of the silicon of the semiconductor material to silicon dioxide and forming a first dielectric material over the first cavity, over the second cavity, over at least a portion of the semiconductor material, and over at least a portion of the first protrusion. Other embodiments are described and claimed.
    • 在各种实施例中,公开了制造这些结构的半导体结构和方法。 在一个实施例中,一种方法包括使用电化学蚀刻去除半导体材料的一部分以形成第一空腔,第二腔,其中第一空腔与第二空腔隔离,第一突起位于第一腔和第二腔之间 并且半导体材料包括硅。 该方法还包括执行热氧化以将半导体材料的硅的一部分转换为二氧化硅,并在半导体材料的至少一部分上方的第二空腔上方的第一空腔上形成第一电介质材料,以及在 所述第一突起的至少一部分。 描述和要求保护其他实施例。
    • 5. 发明授权
    • Semiconductor structure and method of manufacture
    • 半导体结构及制造方法
    • US07998829B2
    • 2011-08-16
    • US12330756
    • 2008-12-09
    • Michael Albert Tischler
    • Michael Albert Tischler
    • H01L21/76
    • H01L21/3063H01L21/30608H01L21/76232H01L27/0629
    • In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes removing a portion of a semiconductor material using an electrochemical etch to form a first cavity, a second cavity, wherein the first cavity is isolated from the second cavity, a first protrusion is between the first cavity and the second cavity, and the semiconductor material comprises silicon. The method further includes performing a thermal oxidation to convert a portion of the silicon of the semiconductor material to silicon dioxide and forming a first dielectric material over the first cavity, over the second cavity, over at least a portion of the semiconductor material, and over at least a portion of the first protrusion. Other embodiments are described and claimed.
    • 在各种实施例中,公开了制造这些结构的半导体结构和方法。 在一个实施例中,一种方法包括使用电化学蚀刻去除半导体材料的一部分以形成第一空腔,第二腔,其中第一空腔与第二空腔隔离,第一突起位于第一腔和第二腔之间 并且半导体材料包括硅。 该方法还包括执行热氧化以将半导体材料的硅的一部分转换为二氧化硅,并在半导体材料的至少一部分上方的第二空腔上方的第一空腔上形成第一电介质材料,以及在 所述第一突起的至少一部分。 描述和要求保护其他实施例。