会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Digital synthesizer of signals
    • 信号数字合成器
    • US06262604B1
    • 2001-07-17
    • US09339100
    • 1999-06-24
    • Pascal GabetJean-Luc de Gouy
    • Pascal GabetJean-Luc de Gouy
    • H03B1900
    • G06F1/0328
    • A digital frequency synthesizer comprises means for the generation of the samples of a digital signal to be converted into an analog signal encoded on N bits as a function of a frequency control word, means for the generation of a noise signal encoded on N bits, and a digital-analog converter, the useful signal and the noise signal being truncated to M bits before being added up by an adder. The result of the addition is converted into analog signal form by the digital-analog converter. The generated noise has at least a noise density substantially equal to a law of equiprobability, this density being zero outside a given space. Application especially to direct digital synthesis, for example in the field of radar techniques or that of instrumentation.
    • 数字频率合成器包括用于产生要转换为以N位编码的模拟信号作为频率控制字的函数的数字信号的采样的装置,用于产生以N位编码的噪声信号的装置,以及 数字模拟转换器,有用信号和噪声信号被加法器相加之前被截断为M位。 加法的结果由数模转换器转换成模拟信号形式。 所产生的噪声至少具有基本上等于等能性定律的噪声密度,该密度在给定空间外为零。 特别适用于直接数字合成,例如在雷达技术领域或仪器领域。
    • 2. 发明授权
    • Fractional phase-locked loop coherent frequency synthesizer
    • 分数锁相环相干频率合成器
    • US6107843A
    • 2000-08-22
    • US70157
    • 1998-04-30
    • Jean-Luc de GouyPascal Gabet
    • Jean-Luc de GouyPascal Gabet
    • H03L7/183H03L7/197H03D3/24
    • H03L7/1976
    • Present-day single or multiple fractional phase-locked loop frequency synthesizers are not phase coherent for they use a digital accumulator modulo a number P with a variable increment K, whose state is a function of the history of the change in values that have been imposed on the increment. This lack of phase coherence rules out the use of these synthesizers in certain fields such as that of Doppler radars. A novel type of single or multiple fractional phase-locked loop frequency synthesizer that is coherent in phase is proposed herein. This type of synthesizer comprises one or more counters with an increment of one, having their rate set by the reference oscillator of the synthesizer and being used in phase memories to enable changes in the increment or increments following a change in the fractional division ratio at instants that are synchronous with the reference oscillator.
    • 现在的单个或多个分数锁相环频率合成器不是相位相干的,因为它们使用具有可变增量K的数字模数P的数字累加器,其状态是已经施加的值的变化的历史的函数 在增量上。 这种缺乏相位一致性排除了在某些领域(如多普勒雷达)中使用这些合成器。 本文提出了一种新颖类型的单相或多分相锁相环频率合成器,其相位相干。 这种类型的合成器包括一个或多个增量为1的计数器,其速率由合成器的参考振荡器设置,并且用于相位存储器,以使得在时刻的分数分数比的变化之后可以改变增量或增量 与参考振荡器同步。