会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Pass-through for I/O channel subsystem call instructions for accessing
shared resources in a computer system having a plurality of operating
systems
    • 用于访问具有多个操作系统的计算机系统中的共享资源的I / O通道子系统调用指令的传递
    • US5600805A
    • 1997-02-04
    • US898875
    • 1992-06-15
    • Kenneth J. FredericksRobert E. GalbraithRichard R. GuyetteMarten J. HalmaRoger E. HoughSuzanne M. JohnJames C. MazurowskiKenneth J. OakesLeslie W. Wyman
    • Kenneth J. FredericksRobert E. GalbraithRichard R. GuyetteMarten J. HalmaRoger E. HoughSuzanne M. JohnJames C. MazurowskiKenneth J. OakesLeslie W. Wyman
    • G06F9/46G06F13/12G06F9/00
    • G06F13/126
    • Enables any OS of plural OSs within any of plural logical-resource partitions (LPARs) of a CEC to use interpretive execution for synchronously-executable CHSC (channel subsystem call) commands. A CHSC command authorization mask (CCAM) is provided to control which CHSC commands are allowed to execute interpretively (with pass-through), and which commands are executed with hypervisor intervention (as all prior CHSC commands did). By enabling interpretive execution of those commands which can successfully operate with pass-through, significant system efficiency is obtained. And by disabling interpretive execution for a subset of CHSC commands (which are not allowed to execute with pass-through) potential system failures may be prevented. Thus, interpretive execution may be restricted differently among the OSs in a CEC. Novel CHSC command execution now handles multiple images of shared I/O resources by use of image identifiers, which could not be done before. The information requested by any OS issuing a CHSC command is filtered and optionally compacted by the I/O subsystem responding to the command by only providing information obtained from control blocks associated with the OS which issued the command. This is done by having a set of control blocks for each I/O resource, each control block in the set being associated with a particular OS.
    • 使CEC的多个逻辑资源分区(LPAR)中的任何一个中的多个OS的任何OS能够使用用于同步可执行CHSC(信道子系统调用)命令的解释性执行。 提供了一个CHSC命令授权掩码(CCAM)来控制哪些CHSC命令被解释性地执行(具有传递),以及哪些命令由管理程序干预执行(如所有之前的CHSC命令所执行)。 通过启用能够通过直通成功运行的命令的解释执行,可以获得显着的系统效率。 并且通过禁止CHSC命令的子集(不允许通过执行)的解释执行,可能会阻止潜在的系统故障。 因此,CEC中的操作系统之间的解释性执行可能会受到不同的限制。 新的CHSC命令执行现在通过使用以前无法完成的图像标识符处理共享I / O资源的多个映像。 由发出CHSC命令的任何OS请求的信息被I / O子系统过滤并且可选地通过I / O子系统来响应该命令,仅提供从与发出该命令的OS相关联的控制块获得的信息。 这通过为每个I / O资源设置一组控制块来实现,该集合中的每个控制块与特定OS相关联。
    • 6. 发明授权
    • Apparatus and method for TLB purge reduction in a multi-level machine
system
    • 用于多级机器系统中TLB吹扫减少的装置和方法
    • US5317705A
    • 1994-05-31
    • US112174
    • 1993-08-26
    • Patrick M. GannonPeter H. GumRoger E. HoughRobert E. Murray
    • Patrick M. GannonPeter H. GumRoger E. HoughRobert E. Murray
    • G06F12/10G06F12/02
    • G06F12/1036
    • A system for reducing purging of a translation lookaside buffer (TLB) to reduce operating system overhead in a system running multiple levels of virtual machines. A system typically must purge TLB entries whenever an underlying page table entry is invalidated due to paging activity on the host machine, or an underlying guest machine. A system for reducing the number of cases in which guest translations are based on host page table entries is provided. Additional logic is supplied to analyze each invalidate page table entry (IPTE) instruction to minimize the extent of purging required as a result of that instruction. When the region relocate facility is in operation, or when no pageable TLB's have been constructed, only the entry corresponding to the page table entry to be invalidated need be purged. This limited purging reduces the overhead by reducing the time spent in purging and the time required in address translation to rebuild the TLB. This time saving results in increased performance in systems with multi-level guests.
    • 用于减少翻译后备缓冲器(TLB)的清除以减少运行多级虚拟机的系统中的操作系统开销的系统。 由于主机或基础客机上的分页活动,每当基础页表项无效时,系统通常必须清除TLB条目。 提供了一种用于减少客户转换基于主机页表项的情况的系统。 提供附加逻辑来分析每个无效页表项(IPTE)指令,以最小化该指令所需的清除范围。 当区域重新定位设施正在运行时,或者当没有构建可页面的TLB时,只需要清除与该页表项对应的条目即可。 这种有限的清除通过减少清除时间和地址转换所需的时间来重建TLB来减少开销。 节省时间可以提高具有多级客人的系统的性能。
    • 9. 发明授权
    • Selective guest system purge control
    • 选择性客系统清洗控制
    • US4779188A
    • 1988-10-18
    • US110620
    • 1987-10-19
    • Peter H. GumRoger E. HoughPeter H. TallmanThomas O. Curlee, III
    • Peter H. GumRoger E. HoughPeter H. TallmanThomas O. Curlee, III
    • G06F9/455G06F9/48G06F12/10G06F9/44G06F9/32
    • G06F9/4843G06F12/1027G06F9/45558G06F2009/45579G06F2009/45583G06F2212/682
    • The embodiments enable address translations for a virtual machine in the TLB (translation lookaside buffer) of a CPU to be retained from exiting a SIE (start interpretive execution) instruction to the next SIE entry to interpretive execution for the same guest (virtual machine CPU). Conditions are defined which determine when guest TLB entries must be invalidated. These conditions require invalidation of guest TLB entries only within and on entry to interpretive execution. A single invalidation of guest TLB entries on entry to interpretive execution is required for any number of conditions recognized while a CPU is not in interpretive execution state. For a guest in a virtual multi-processor (MP) machine, an interlock is provided to allow the use of guest virtual addresses by host instruction simulation and the need for guest TLB invalidation is broadcast to all other real CPUs in a real MP system so that all guest TLBs on all real CPUs can be invalidated to maintain integrity. No broadcast or interlock is needed for a guest in a virtual uni-processor (UP) machine.
    • 这些实施例使得要保留的待保留的CPU的TLB(转换后备缓冲器)中的虚拟机的地址转换不会从SIE(开始解释执行)指令移除到下一个SIE条目以解释相同来宾(虚拟机CPU)的执行 。 定义条件是确定何时必须使客户端TLB条目无效。 这些条件仅在客户TLB条目中无效,仅在解释执行过程中和之后才进行。 在CPU不处于解释执行状态时,对于识别的任何数量的条件,需要对进入解释执行的客户TLB条目单一无效。 对于虚拟多处理器(MP)机器中的客人,提供互锁以允许通过主机指令模拟使用来宾虚拟地址,并且将客户TLB无效的需求广播到真实MP系统中的所有其他真实CPU,因此 所有实际CPU上的所有客户端TLB都可以无效以保持完整性。 虚拟单处理器(UP)机器中的客人不需要广播或互锁。
    • 10. 发明授权
    • Method of using small addresses to access any guest zone in a large
memory
    • 使用小地址访问大型内存中的任何访客区域的方法
    • US5371867A
    • 1994-12-06
    • US974393
    • 1992-11-10
    • Jonel GeorgeRoger E. HoughMoon J. KimAllen H. PrestonDavid E. StuckiCharles F. Webb
    • Jonel GeorgeRoger E. HoughMoon J. KimAllen H. PrestonDavid E. StuckiCharles F. Webb
    • G06F12/06G06F9/46G06F12/02G06F12/10G06F12/08
    • G06F12/10
    • Enables a host (hypervisor) to access any location in any guest zone in a large memory, when host and guest operands have small addresses that cannot access locations outside of their own zones. System hardware/microcode provides a particular number of windows for host use. Each CPU in the system has one or more window access registers (WARs), and one or more window registers (WRs). The host uses a load WAR instruction to designate each page frame (PF) in the host zone to be used as a host window, and each PF is associated with a respective window number. When the host receives an interception signal requiring the host to access a guest location represented by a guest zone identifier and a guest small address, the host designates one of its window numbers for an access to this guest location. Then, the host executes an activate WR instruction which invokes CPU hardware/microcode that generates a large absolute address for accessing this guest location in the large memory and stores it in a WR associated with the window number. When the host thereafter executes any instruction with an operand small address accessing the host window PF associated with that WR, and CPU hardware/microcode automatically substitutes that guest large address in the WR for the host operand small address for accessing the guest location.
    • 当主机和访客操作数具有不能访问其本身区域之外的位置的小地址时,使主机(管理程序)能够访问大内存中任何访客区域中的任何位置。 系统硬件/微码提供特定数量的主机使用的窗口。 系统中的每个CPU都有一个或多个窗口访问寄存器(WARs)和一个或多个窗口寄存器(WR)。 主机使用加载WAR指令来指定要用作主机窗口的主机区域中的每个页面帧(PF),并且每个PF与相应的窗口编号相关联。 当主机接收到要求主机访问由客户区域标识符和客人小地址表示的客户位置的拦截信号时,主机指定其窗口号码之一用于访问该访客位置。 然后,主机执行一个激活WR指令,该指令调用生成大型绝对地址的CPU硬件/微码,用于访问大存储器中的该客户位置,并将其存储在与窗口号相关联的WR中。 当主机此后执行任何具有访问与该WR相关联的主机窗口PF的操作数小地址的指令,并且CPU硬件/微代码自动地将该客户机大地址替换为用于访问客户位置的主操作数小地址。