会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Apparatus for multiple bus master engines to share the same request channel to a pipelined backbone
    • 用于多总线主机引擎的共享相同请求信道到流水线骨干网的装置
    • US09367500B2
    • 2016-06-14
    • US13997623
    • 2011-11-09
    • Ngek Leong GuokKah Meng YeemPoh Thiam TeohJennifer ChinSu Wei Lim
    • Ngek Leong GuokKah Meng YeemPoh Thiam TeohJennifer ChinSu Wei Lim
    • G06F13/364H04L12/28
    • G06F13/364H04L12/28
    • In accordance with embodiments disclosed herein are mechanisms for enabling multiple bus master engines to share the same request channel to a pipelined backbone including: receiving a plurality of unarbitrated grant requests at an agent bus interface from a plurality of masters, each requesting access to a backbone connected via a common request channel; determining which of the unarbitrated grant requests is to issue first as a final grant request; storing a master identifier code for the final grant request into a FIFO buffer, the master identifier code associating the final grant request with the issuing master among the plurality of masters; waiting for a backbone grant; and presenting the master identifier code for the final grant request to an agent bus interface, wherein the agent bus interface communicates a command and data for processing via a backbone responsive to the backbone grant to fulfill the final grant request.
    • 根据本文公开的实施例,是使得多个总线主机引擎能够将共同的请求信道共享到流水线主干的机制,包括:在代理总线接口处从多个主机接收多个未定义的授权请求,每个请求访问主干 通过公共请求通道连接; 确定哪些无效的授权请求首先作为最终授权请求发出; 将用于最终授权请求的主标识符代码存储到FIFO缓冲器中,所述主标识符代码将所述最终许可请求与所述多个主器件中的发布主机相关联; 等待骨干资助; 以及向代理总线接口呈现用于最终授权请求的主标识符代码,其中,所述代理总线接口响应于所述骨干授权,经由骨干进行处理的命令和数据,以完成最终授权请求。
    • 2. 发明申请
    • APPARATUS FOR MULTIPLE BUS MASTER ENGINES TO SHARE THE SAME REQUEST CHANNEL TO A PIPELINED BACKBONE
    • 多台总线主机的设备将相同的请求信道分配给一个管道的后座
    • US20140207986A1
    • 2014-07-24
    • US13997623
    • 2011-11-09
    • Ngek Leong GuokKah Meng YeemPoh Thiam TeohJennifer ChinSu Wei Lim
    • Ngek Leong GuokKah Meng YeemPoh Thiam TeohJennifer ChinSu Wei Lim
    • G06F13/364G06F13/16
    • G06F13/364H04L12/28
    • In accordance with embodiments disclosed herein are mechanisms for enabling multiple bus master engines to share the same request channel to a pipelined backbone including: receiving a plurality of unarbitrated grant requests at an agent bus interface from a plurality of masters, each requesting access to a backbone connected via a common request channel; determining which of the unarbitrated grant requests is to issue first as a final grant request; storing a master identifier code for the final grant request into a FIFO buffer, the master identifier code associating the final grant request with the issuing master among the plurality of masters; waiting for a backbone grant; and presenting the master identifier code for the final grant request to an agent bus interface, wherein the agent bus interface communicates a command and data for processing via a backbone responsive to the backbone grant to fulfill the final grant request.
    • 根据本文公开的实施例,是使得多个总线主机引擎能够将共同的请求信道共享到流水线主干的机制,包括:在代理总线接口处从多个主机接收多个非占用授权请求,每个请求访问主干 通过公共请求通道连接; 确定哪些无效的授权请求首先作为最终授权请求发出; 将用于最终授权请求的主标识符代码存储到FIFO缓冲器中,所述主标识符代码将所述最终许可请求与所述多个主器件中的发布主机相关联; 等待骨干资助; 以及向代理总线接口呈现用于最终授权请求的主标识符代码,其中,所述代理总线接口响应于所述骨干授权,经由骨干进行处理的命令和数据,以完成最终授权请求。
    • 5. 发明申请
    • METHOD, APPARATUS, AND SYSTEM TO HANDLE TRANSACTIONS RECEIVED AFTER A CONFIGURATION CHANGE REQUEST
    • 配置更改请求后收到的交易的方法,设备和系统
    • US20130275985A1
    • 2013-10-17
    • US13997619
    • 2011-11-09
    • Su Wei LimKah Meng YeemPoh Thiam TeohHooi Kar LooSujea Lim
    • Su Wei LimKah Meng YeemPoh Thiam TeohHooi Kar LooSujea Lim
    • G06F9/46
    • G06F9/46G06F3/0659G06F5/06G06F5/10G06F5/12G06F9/461G06F9/466G06F12/00G06F13/14G06F13/1621G06F13/1642G06F13/36
    • Methods, apparatuses, and systems for handling transactions received after a configuration request, the method, for example, comprising: receiving a configuration change request by a transaction-handling logic block; performing a configuration change by the transaction-handling logic block in response to the configuration change request, wherein the logic block is to handle transactions received prior to receipt of the configuration change request differently than transactions received after receipt of the configuration change request; receiving, by the transaction-handling logic block, a first transaction before receiving the configuration change request; receiving, by the transaction-handling logic block, a second transaction after receiving the configuration change request and before the configuration change is complete; differentiating the first transaction from the second transaction based on the order in which the first and second transactions were received relative to receipt of the configuration change request; and handling the first and second transactions.
    • 用于处理在配置请求之后接收的事务的方法,装置和系统,所述方法例如包括:通过事务处理逻辑块接收配置改变请求; 响应于所述配置改变请求,由所述事务处理逻辑块执行配置更改,其中所述逻辑块将在接收到所述配置改变请求之前处理在接收到所述配置改变请求之前接收到的事务; 在接收到配置改变请求之前,由交易处理逻辑块接收第一事务; 在接收到配置更改请求之后并且在配置改变完成之前,通过事务处理逻辑块接收第二事务; 基于相对于接收到配置改变请求而接收到第一和第二事务的顺序,将第一事务与第二事务区分开; 并处理第一次和第二次交易。
    • 7. 发明授权
    • Chipset configuration authentication via manageability engine
    • 通过可管理引擎进行芯片组配置认证
    • US07712145B2
    • 2010-05-04
    • US11395468
    • 2006-03-30
    • Kah Meng YeemThian Aun TanKar Leong WongMichael N. Derr
    • Kah Meng YeemThian Aun TanKar Leong WongMichael N. Derr
    • G06F17/30
    • G06F21/572
    • An embodiment of the present invention is a technique to provide a secure authentication of chipset configuration. A first chipset configuration (CC) register set in an input/output (I/O) manageability engine (ME) partition authenticates and controls enabling a CC functionality. The I/O ME partition manages I/O resources shared with a processor in a secure manner. A second CC register set in a processor interface space provides the CC functionality. The second CC register set includes a global enable register having an enable field securely accessible to the I/O ME partition in a read and write-once accessibility and accessible to the processor via the processor interface space in a read-only accessibility.
    • 本发明的实施例是提供芯片组配置的安全认证的技术。 在输入/输出(I / O)可管理性引擎(ME)分区中设置的第一个芯片组配置(CC)寄存器对CC功能进行认证和控制。 I / O ME分区以安全的方式管理与处理器共享的I / O资源。 在处理器接口空间中设置的第二个CC寄存器提供CC功能。 第二CC寄存器集包括全局使能寄存器,其具有可读取和写入一次可访问性并且可通过处理器接口空间在只读可访问性中对处理器可访问的I / O ME分区可安全访问的使能字段。