会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Distributed network system architecture for collaborative computing
    • 用于协同计算的分布式网络系统架构
    • US07523163B2
    • 2009-04-21
    • US11480659
    • 2006-07-03
    • Min ZhuJian ShenSteven LiGuanghong YangBin ZhaoShi YanZheng Yuan
    • Min ZhuJian ShenSteven LiGuanghong YangBin ZhaoShi YanZheng Yuan
    • G06F13/00
    • H04L12/1827H04L67/1095H04L69/329H04L69/40
    • A distributed collaborative computer system is provided that comprises a plurality of server computers interconnected via a high-speed link. Client computers can connect to any available server computer and start or join a conference hosted on either the server computer to which the client computer is connected or any other server in the system. As a result, the system and method of the present invention is easily scalable to support an arbitrary number of participants to a conference by merely adding the appropriate number of server computers to the system. In addition, by replicating the conference information on more than one server computer, the single point of failure limitation is eliminated. In fact, if a server hosting or participating in a conference malfunctions, the failure is detected by other server computers and the client computer is able to reconnect to the conference through a new server computer.
    • 提供了一种分布式协同计算机系统,其包括通过高速链路互连的多个服务器计算机。 客户端计算机可以连接到任何可用的服务器计算机,并启动或加入在与客户端计算机连接的服务器计算机或系统中的任何其他服务器上托管的会议。 结果,本发明的系统和方法可以容易地扩展,以通过仅仅将适当数量的服务器计算机添加到系统来支持会议的任意数量的参与者。 另外,通过在多台服务器计算机上复制会议信息,消除了单点故障限制。 事实上,如果托管或参与会议的服务器发生故障,则其他服务器计算机检测到故障,客户端计算机能够通过新的服务器计算机重新连接到会议。
    • 7. 发明授权
    • Cache data migration in a multicore processing system
    • 在多核处理系统中缓存数据迁移
    • US09135172B2
    • 2015-09-15
    • US13565140
    • 2012-08-02
    • Jian LiangJian Shen
    • Jian LiangJian Shen
    • G06F12/00G06F12/08
    • G06F12/0806G06F12/0893Y02D10/13
    • A method of transferring data between two caches comprises sending a first message from a first processor to a second processor indicating that data is available for transfer from a first cache associated with the first processor, requesting, from the second processor, a data transfer of the data from the first cache to a second cache associated with the second processor, transferring the data from the first cache to the second cache in response to the request, and sending a second message from the second processor to the first processor indicating that the data transfer is complete.
    • 一种在两个高速缓存之间传送数据的方法包括从第一处理器向第二处理器发送指示数据可用于从与第一处理器相关联的第一高速缓存传送的第一消息,从第二处理器请求来自第二处理器的数据传送 从第一高速缓存到与第二处理器相关联的第二缓存器的数据,响应于该请求将数据从第一高速缓存传送到第二高速缓存,以及从第二处理器向第一处理器发送指示数据传送的第二消息 做完了。
    • 9. 发明授权
    • Register file system and method for pipelined processing
    • 注册文件系统和流水线处理方法
    • US08725991B2
    • 2014-05-13
    • US11853866
    • 2007-09-12
    • Lin WangMasud KamalPaul BassettSuresh VenkumahantiJian Shen
    • Lin WangMasud KamalPaul BassettSuresh VenkumahantiJian Shen
    • G06F9/30G06F9/40G06F15/00
    • G06F9/3851G06F9/30123G06F9/30141G06F13/4252Y02D10/14Y02D10/151
    • The present disclosure includes a multi-threaded processor that includes a first register file associated with a first thread and a second register file associated with a second thread. At least one hardware resource is shared by the first and second register files. In addition, the first thread may have a pipeline access position that is non-sequential to the second thread. A method of accessing a plurality of register files is also disclosed. The method includes reading data from a first register file while concurrently reading data from a second register file. The first register file is associated with a first instruction stream and the second register file is associated with a second instruction stream. The first instruction stream is sequential to the second instruction stream in an execution pipeline of a processor, and the first register file is in a non-adjacent location with respect to the second register file.
    • 本公开包括多线程处理器,其包括与第一线程相关联的第一寄存器文件和与第二线程相关联的第二寄存器文件。 至少一个硬件资源由第一和第二寄存器文件共享。 此外,第一线程可以具有与第二线程不连续的管线访问位置。 还公开了一种访问多个寄存器文件的方法。 该方法包括从第一寄存器文件读取数据,同时从第二寄存器堆读取数据。 第一寄存器文件与第一指令流相关联,并且第二寄存器文件与第二指令流相关联。 第一指令流在处理器的执行流水线中与第二指令流相顺序,并且第一寄存器文件相对于第二寄存器文件位于非相邻位置。