会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Semiconductor package with ground projections
    • 具有地面投影的半导体封装
    • US06518660B2
    • 2003-02-11
    • US10017801
    • 2001-12-12
    • Heung Kyu KwonTae Je ChoYoung Hoon Ro
    • Heung Kyu KwonTae Je ChoYoung Hoon Ro
    • H01L2312
    • H01L23/49838H01L23/10H01L23/50H01L23/552H01L2224/16225H01L2224/32225H01L2224/32245H01L2224/73204H01L2224/73253H01L2924/01079H01L2924/15312H01L2924/16152H01L2924/16251H01L2924/16315H01L2924/166H01L2924/00
    • A semiconductor package includes: a substrate having an upper surface and a lower surface; an integrated circuit chip having bond pads; a lid attached on the upper surface of the substrate so as to cover the chip; and one or more projections that electrically connect the lid to a plurality of ground patterns. The substrate has substrate pads formed on the upper surface, and one or more of the substrate pads extend to form the ground patterns. The chip is bonded on the upper surface of the substrate. One or more of the bond pads are ground bond pads, and the bond pads are electrically connected to the corresponding substrate pads. An electrically nonconductive adhesive is used for the attachment of the lid to the substrate, and the projections are connected to the ground patterns by an electrically conductive adhesive. The ground projections are positioned at four corners of a cavity that is formed between the substrate and the lid. The semiconductor package further includes: external connection terminals formed on the lower surface of the substrate and electrically connected to the corresponding substrate pads; and a thermal interface material is interposed between lid and the chip, the thermal interface material transmitting heat generated by the chip to the lid.
    • 半导体封装包括:具有上表面和下表面的衬底; 具有接合焊盘的集成电路芯片; 安装在所述基板的上表面上以覆盖所述芯片的盖; 以及将盖子电连接到多个接地图案的一个或多个突起。 衬底具有形成在上表面上的衬底焊盘,并且一个或多个衬底焊盘延伸以形成接地图案。 芯片结合在基板的上表面上。 一个或多个接合焊盘是接地焊盘,并且接合焊盘电连接到相应的衬底焊盘。 使用非导电粘合剂来将盖子附接到基板,并且突起通过导电粘合剂连接到接地图案。 地面突起位于形成在基板和盖之间的空腔的四个角处。 半导体封装还包括:外部连接端子,其形成在基板的下表面上并电连接到相应的基板焊盘; 并且热界面材料插入在盖和芯片之间,热界面材料将由芯片产生的热量传递到盖子。