会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • STI liner for SOI structure
    • STI衬垫为SOI结构
    • US20060012004A1
    • 2006-01-19
    • US11221200
    • 2005-09-07
    • Kuang-Hsin ChenHsun-Chih TsaoHung-Wei ChenDi-Hong LeeChuan-Ping HouJhi-Cherng Lu
    • Kuang-Hsin ChenHsun-Chih TsaoHung-Wei ChenDi-Hong LeeChuan-Ping HouJhi-Cherng Lu
    • H01L29/00H01L21/20
    • H01L21/76224H01L21/84
    • In a method of manufacturing a semiconductor device, an initial structure is provided. The initial structure includes a substrate, a patterned silicon layer, and a covering layer. The substrate has a buried insulator layer formed thereon. The patterned silicon layer is formed on the buried insulator layer. The covering layer is formed on the patterned silicon layer. A first layer is formed on the initial structure. Part of the first layer is removed with an etching process, such that a sidewall portion of the patterned silicon layer is exposed and such that a remaining portion of the first layer remains at a corner where the patterned silicon layer interfaces with the buried insulator layer. An oxide liner is formed on the exposed sidewall portion. A recess may be formed in the buried insulator layer (prior to forming the first layer) and may extend partially beneath the patterned silicon layer.
    • 在制造半导体器件的方法中,提供初始结构。 初始结构包括衬底,图案化硅层和覆盖层。 基板上形成有埋置的绝缘体层。 图案化的硅层形成在掩埋绝缘体层上。 覆盖层形成在图案化硅层上。 在初始结构上形成第一层。 通过蚀刻工艺去除第一层的一部分,使得图案化硅层的侧壁部分被暴露,并且使得第一层的剩余部分保留在图案化硅层与掩埋绝缘体层接合的拐角处。 在暴露的侧壁部分上形成氧化物衬垫。 可以在掩埋绝缘体层(在形成第一层之前)形成凹部,并且可以在图案化的硅层的部分下方延伸。
    • 4. 发明授权
    • STI liner for SOI structure
    • STI衬垫为SOI结构
    • US06955955B2
    • 2005-10-18
    • US10747494
    • 2003-12-29
    • Kuang-Hsin ChenHsun-Chih TsaoHung-Wei ChenDi-Hong LeeChuan-Ping HouJhi-Cherng Lu
    • Kuang-Hsin ChenHsun-Chih TsaoHung-Wei ChenDi-Hong LeeChuan-Ping HouJhi-Cherng Lu
    • H01L21/00H01L21/20H01L21/762H01L21/84H01L27/01
    • H01L21/76224H01L21/84
    • In a method of manufacturing a semiconductor device, an initial structure is provided. The initial structure includes a substrate, a patterned silicon layer, and a covering layer. The substrate has a buried insulator layer formed thereon. The patterned silicon layer is formed on the buried insulator layer. The covering layer is formed on the patterned silicon layer. A first layer is formed on the initial structure. Part of the first layer is removed with an etching process, such that a sidewall portion of the patterned silicon layer is exposed and such that a remaining portion of the first layer remains at a corner where the patterned silicon layer interfaces with the buried insulator layer. An oxide liner is formed on the exposed sidewall portion. A recess may be formed in the buried insulator layer (prior to forming the first layer) and may extend partially beneath the patterned silicon layer.
    • 在制造半导体器件的方法中,提供了初始结构。 初始结构包括衬底,图案化硅层和覆盖层。 基板上形成有埋置的绝缘体层。 图案化的硅层形成在掩埋绝缘体层上。 覆盖层形成在图案化硅层上。 在初始结构上形成第一层。 通过蚀刻工艺去除第一层的一部分,使得图案化硅层的侧壁部分被暴露,并且使得第一层的剩余部分保留在图案化硅层与掩埋绝缘体层接合的拐角处。 在暴露的侧壁部分上形成氧化物衬垫。 可以在掩埋绝缘体层(在形成第一层之前)形成凹部,并且可以在图案化的硅层的部分下方延伸。
    • 5. 发明授权
    • STI liner for SOI structure
    • STI衬垫为SOI结构
    • US07332777B2
    • 2008-02-19
    • US11221200
    • 2005-09-07
    • Kuang-Hsin ChenHsun-Chih TsaoHung-Wei ChenDi-Hong LeeChuan-Ping HouJhi-Cherng Lu
    • Kuang-Hsin ChenHsun-Chih TsaoHung-Wei ChenDi-Hong LeeChuan-Ping HouJhi-Cherng Lu
    • H01L31/0392
    • H01L21/76224H01L21/84
    • In a method of manufacturing a semiconductor device, an initial structure is provided. The initial structure includes a substrate, a patterned silicon layer, and a covering layer. The substrate has a buried insulator layer formed thereon. The patterned silicon layer is formed on the buried insulator layer. The covering layer is formed on the patterned silicon layer. A first layer is formed on the initial structure. Part of the first layer is removed with an etching process, such that a sidewall portion of the patterned silicon layer is exposed and such that a remaining portion of the first layer remains at a corner where the patterned silicon layer interfaces with the buried insulator layer. An oxide liner is formed on the exposed sidewall portion. A recess may be formed in the buried insulator layer (prior to forming the first layer) and may extend partially beneath the patterned silicon layer.
    • 在制造半导体器件的方法中,提供了初始结构。 初始结构包括衬底,图案化硅层和覆盖层。 基板上形成有埋置的绝缘体层。 图案化的硅层形成在掩埋绝缘体层上。 覆盖层形成在图案化硅层上。 在初始结构上形成第一层。 通过蚀刻工艺去除第一层的一部分,使得图案化硅层的侧壁部分被暴露,并且使得第一层的剩余部分保留在图案化硅层与掩埋绝缘体层接合的拐角处。 在暴露的侧壁部分上形成氧化物衬垫。 可以在掩埋绝缘体层(在形成第一层之前)形成凹部,并且可以在图案化的硅层的部分下方延伸。
    • 7. 发明授权
    • Method of forming field effect transistor and structure formed thereby
    • 形成场效应晶体管的方法及由此形成的结构
    • US07026196B2
    • 2006-04-11
    • US10720775
    • 2003-11-24
    • Chuan-Ping HouJhi-Cherng LuKuang-Hsin ChenHsun-Chih Tsao
    • Chuan-Ping HouJhi-Cherng LuKuang-Hsin ChenHsun-Chih Tsao
    • H01L21/84
    • H01L29/7853H01L21/84H01L27/1203H01L29/66795
    • A method for forming a field effect transistor includes: forming a conductive region on an isolation layer formed on a substrate, and a cap dielectric layer on the conductive region; forming a sacrificial dielectric layer over the isolation layer and the cap dielectric layer, and on sidewalls of the conductive region; removing a portion of the sacrificial dielectric layer on the cap dielectric layer; removing the cap dielectric layer; removing remaining portions of the sacrificial dielectric layer; forming a gate on the conductive region; and forming source/drain (S/D) regions within the conductive region and adjacent to the gate. A field effect transistor includes a conductive region over an isolation layer formed on a substrate, the conductive region being substantially without undercut at the region within the isolation layer beneath the conductive region; a gate on the conductive region; and S/D regions within the conductive region and adjacent to the gate.
    • 一种用于形成场效应晶体管的方法,包括:在形成于基板上的隔离层上形成导电区域,在导电区域上形成盖电介质层; 在所述隔离层和所述盖电介质层上以及所述导电区域的侧壁上形成牺牲介电层; 去除所述帽介电层上的牺牲介电层的一部分; 去除所述盖电介质层; 去除牺牲介电层的剩余部分; 在导电区上形成栅极; 以及在所述导电区域内并且邻近所述栅极形成源极/漏极(S / D)区域。 场效应晶体管包括在衬底上形成的隔离层上的导电区域,该导电区域在导电区域下面的隔离层内的区域基本上没有底切; 导电区域上的栅极; 和导电区域内的S / D区域并且与栅极相邻。
    • 8. 发明申请
    • Method of forming field effect transistor and structure formed thereby
    • 形成场效应晶体管的方法及由此形成的结构
    • US20050110086A1
    • 2005-05-26
    • US10720775
    • 2003-11-24
    • Chuan-Ping HouJhi-Cherng LuKuang-Hsin ChenHsun-Chih Tsao
    • Chuan-Ping HouJhi-Cherng LuKuang-Hsin ChenHsun-Chih Tsao
    • H01L21/336H01L21/84H01L27/01H01L27/12H01L29/772
    • H01L29/7853H01L21/84H01L27/1203H01L29/66795
    • A method for forming a field effect transistor includes: forming a conductive region on an isolation layer formed on a substrate, and a cap dielectric layer on the conductive region; forming a sacrificial dielectric layer over the isolation layer and the cap dielectric layer, and on sidewalls of the conductive region; removing a portion of the sacrificial dielectric layer on the cap dielectric layer; removing the cap dielectric layer; removing remaining portions of the sacrificial dielectric layer; forming a gate on the conductive region; and forming source/drain (S/D) regions within the conductive region and adjacent to the gate. A field effect transistor includes a conductive region over an isolation layer formed on a substrate, the conductive region being substantially without undercut at the region within the isolation layer beneath the conductive region; a gate on the conductive region; and S/D regions within the conductive region and adjacent to the gate.
    • 一种用于形成场效应晶体管的方法,包括:在形成于基板上的隔离层上形成导电区域,在导电区域上形成盖电介质层; 在所述隔离层和所述盖电介质层上以及所述导电区域的侧壁上形成牺牲介电层; 去除所述帽介电层上的牺牲介电层的一部分; 去除所述盖电介质层; 去除牺牲介电层的剩余部分; 在导电区上形成栅极; 以及在所述导电区域内并且邻近所述栅极形成源极/漏极(S / D)区域。 场效应晶体管包括在衬底上形成的隔离层上的导电区域,该导电区域在导电区域下面的隔离层内的区域基本上没有底切; 导电区域上的栅极; 和导电区域内的S / D区域并且与栅极相邻。