会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Method and apparatus for software management of on-chip cache
    • 片上缓存的软件管理方法和装置
    • US06859862B1
    • 2005-02-22
    • US09545184
    • 2000-04-07
    • Yu-Chung C. LiaoPeter A. SandonHoward ChengPeter Hsu
    • Yu-Chung C. LiaoPeter A. SandonHoward ChengPeter Hsu
    • G06F12/08G06F9/30G06F12/12
    • G06F9/30047G06F12/126
    • A microprocessor including a control unit and a cache connected with the control unit for storing data to be used by the control, wherein the cache is selectively configurable as either a single cache or as a partitioned cache having a locked cache portion and a normal cache portion. The normal cache portion is controlled by a hardware implemented automatic replacement process. The locked cache portion is locked so that the automatic replacement process cannot modify the contents of the locked cache. An instruction is provided in the instruction set that enables software to selectively allocate lines in the locked cache portion to correspond to locations in an external memory, thereby enabling the locked cache portion to be completely managed by software.
    • 一种微处理器,包括与所述控制单元连接的控制单元和高速缓存,用于存储要由所述控制使用的数据,其中所述高速缓存可选择性地配置为单个高速缓存或具有锁定的高速缓存部分和正常高速缓存部分的分区高速缓存 。 正常缓存部分由硬件实现的自动替换过程控制。 锁定的高速缓存部分被锁定,使得自动替换进程不能修改锁定的高速缓存的内容。 在指令集中提供指令,使得软件能够选择性地在锁定的高速缓存部分中分配线以对应于外部存储器中的位置,从而使锁定的高速缓存部分能够被软件完全地管理。
    • 8. 发明授权
    • Alignment and ordering of vector elements for single instruction
multiple data processing
    • 用于单指令多数据处理的向量元素的对齐和排序
    • US5933650A
    • 1999-08-03
    • US947649
    • 1997-10-09
    • Timothy J. van HookPeter HsuWilliam A. HuffmanHenry P. MoretonEarl A. Killian
    • Timothy J. van HookPeter HsuWilliam A. HuffmanHenry P. MoretonEarl A. Killian
    • G06F5/00G06F7/76G06F9/30G06F9/315G06F15/80
    • G06F7/76G06F5/00G06F9/30025G06F9/30032G06F9/30036G06F9/30167G06F2207/3828
    • The present invention provides alignment and ordering of vector elements for SIMD processing. In the alignment of vector elements for SIMD processing, one vector is loaded from a memory unit into a first register and another vector is loaded from the memory unit into a second register. The first vector contains a first byte of an aligned vector to be generated. Then, a starting byte specifying the first byte of an aligned vector is determined. Next, a vector is extracted from the first register and the second register beginning from the first bit in the first byte of the first register continuing through the bits in the second register. Finally, the extracted vector is replicated into a third register such that the third register contains a plurality of elements aligned for SIMD processing. In the ordering of vector elements for SIMD processing, a first vector is loaded from a memory unit into a first register and a second vector is loaded from the memory unit into a second register. Then, a subset of elements are selected from the first register and the second register. The elements from the subset are then replicated into the elements in the third register in a particular order suitable for subsequent SIMD vector processing.
    • 本发明提供用于SIMD处理的向量元素的对准和排序。 在用于SIMD处理的向量元素的对齐中,一个向量从存储器单元加载到第一寄存器中,另一个向量从存储器单元加载到第二寄存器中。 第一个向量包含要生成的对齐向量的第一个字节。 然后,确定指定对齐向量的第一个字节的起始字节。 接下来,从第一寄存器提取向量,并且从第一寄存器的第一字节的第一位开始的第二寄存器继续通过第二寄存器中的位。 最后,将所提取的矢量复制到第三寄存器中,使得第三寄存器包含对准用于SIMD处理的多个元素。 在用于SIMD处理的向量元素的排序中,将第一向量从存储器单元加载到第一寄存器中,并且将第二向量从存储器单元加载到第二寄存器中。 然后,从第一寄存器和第二寄存器中选择元件的子集。 然后将来自子集的元素以适合于随后的SIMD向量处理的特定顺序复制到第三寄存器中的元素中。
    • 10. 发明授权
    • Alignment and ordering of vector elements for single instruction multiple data processing
    • 用于单指令多数据处理的向量元素的对齐和排序
    • US07197625B1
    • 2007-03-27
    • US09662832
    • 2000-09-15
    • Timothy J. van HookPeter HsuWilliam A. HuffmanHenry P. MoretonEarl A. Killian
    • Timothy J. van HookPeter HsuWilliam A. HuffmanHenry P. MoretonEarl A. Killian
    • G06F15/80G06F9/312
    • G06F9/30043G06F9/30032G06F9/30036G06F9/30109G06F9/30167G06F9/3885G06F9/3887
    • The present invention provides alignment and ordering of vector elements for SIMD processing. In the alignment of vector elements for SIMD processing, one vector is loaded from a memory unit into a first register and another vector is loaded from the memory unit into a second register. The first vector contains a first byte of an aligned vector to be generated. Then, a starting byte specifying the first byte of an aligned vector is determined. Next, a vector is extracted from the first register and the second register beginning from the first bit in the first byte of the first register continuing through the bits in the second register. Finally, the extracted vector is replicated into a third register such that the third register contains a plurality of elements aligned for SIMD processing. In the ordering of vector elements for SIMD processing, a first vector is loaded from a memory unit into a first register and a second vector is loaded from the memory unit into a second register. Then, a subset of elements are selected from the first register and the second register. The elements from the subset are then replicated into the elements in the third register in a particular order suitable for subsequent SIMD vector processing.
    • 本发明提供用于SIMD处理的向量元素的对准和排序。 在用于SIMD处理的向量元素的对齐中,一个向量从存储器单元加载到第一寄存器中,另一个向量从存储器单元加载到第二寄存器中。 第一个向量包含要生成的对齐向量的第一个字节。 然后,确定指定对齐向量的第一个字节的起始字节。 接下来,从第一寄存器提取向量,并且从第一寄存器的第一字节的第一位开始的第二寄存器继续通过第二寄存器中的位。 最后,将所提取的矢量复制到第三寄存器中,使得第三寄存器包含对准用于SIMD处理的多个元素。 在用于SIMD处理的向量元素的排序中,将第一向量从存储器单元加载到第一寄存器中,并且将第二向量从存储器单元加载到第二寄存器中。 然后,从第一寄存器和第二寄存器中选择元件的子集。 然后将来自子集的元素以适合于随后的SIMD向量处理的特定顺序复制到第三寄存器中的元素中。