专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06859862B1 Method and apparatus for software management of on-chip cache 有权
标题翻译：片上缓存的软件管理方法和装置
公开(公告)号：US06859862B1
公开(公告)日：2005-02-22
申请号：US09545184
申请日：2000-04-07
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Peter Hsu
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Peter Hsu
IPC分类号： G06F12/08 , G06F9/30 , G06F12/12
CPC分类号： G06F9/30047 , G06F12/126
摘要： A microprocessor including a control unit and a cache connected with the control unit for storing data to be used by the control, wherein the cache is selectively configurable as either a single cache or as a partitioned cache having a locked cache portion and a normal cache portion. The normal cache portion is controlled by a hardware implemented automatic replacement process. The locked cache portion is locked so that the automatic replacement process cannot modify the contents of the locked cache. An instruction is provided in the instruction set that enables software to selectively allocate lines in the locked cache portion to correspond to locations in an external memory, thereby enabling the locked cache portion to be completely managed by software.
摘要翻译：一种微处理器，包括与所述控制单元连接的控制单元和高速缓存，用于存储要由所述控制使用的数据，其中所述高速缓存可选择性地配置为单个高速缓存或具有锁定的高速缓存部分和正常高速缓存部分的分区高速缓存。正常缓存部分由硬件实现的自动替换过程控制。锁定的高速缓存部分被锁定，使得自动替换进程不能修改锁定的高速缓存的内容。在指令集中提供指令，使得软件能够选择性地在锁定的高速缓存部分中分配线以对应于外部存储器中的位置，从而使锁定的高速缓存部分能够被软件完全地管理。

2. 发明授权

US06681296B2 Method and apparatus for software management of on-chip cache 有权
标题翻译：片上缓存的软件管理方法和装置
公开(公告)号：US06681296B2
公开(公告)日：2004-01-20
申请号：US09918703
申请日：2001-08-01
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Peter Hsu
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Peter Hsu
IPC分类号： G06F1208
CPC分类号： G06F9/30047 , G06F12/126
摘要： A microprocessor including a control unit and a cache connected with the control unit for storing data to be used by the control, wherein the cache is selectively configurable as either a single cache or as a partitioned cache having a locked cache portion and a normal cache portion. The normal cache portion is controlled by a hardware implemented automatic replacement process. The locked cache portion is locked so that the automatic replacement process cannot modify the contents of the locked cache. An instruction is provided in the instruction set that enables software to selectively allocate lines in the locked cache portion to correspond to locations in an external memory, thereby enabling the locked cache portion to be completely managed by software.
摘要翻译：一种微处理器，包括与所述控制单元连接的控制单元和高速缓存，用于存储要由所述控制使用的数据，其中所述高速缓存可选择性地配置为单个高速缓存或具有锁定的高速缓存部分和正常高速缓存部分的分区高速缓存。正常缓存部分由硬件实现的自动替换过程控制。锁定的高速缓存部分被锁定，使得自动替换进程不能修改锁定的高速缓存的内容。在指令集中提供指令，使得软件能够选择性地在锁定的高速缓存部分中分配线以对应于外部存储器中的位置，从而使锁定的高速缓存部分能够被软件完全地管理。

3. 发明授权

US07908460B2 Method and apparatus for obtaining a scalar value directly from a vector register 有权
标题翻译：用于直接从向量寄存器获得标量值的方法和装置
公开(公告)号：US07908460B2
公开(公告)日：2011-03-15
申请号：US12662745
申请日：2010-05-03
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J. Van Hook
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J. Van Hook
IPC分类号： G06F15/76
CPC分类号： G06F9/30145 , G06F9/30014 , G06F9/30025 , G06F9/30032 , G06F9/30036 , G06F9/30112 , G06F9/3013 , G06F9/30185 , G06F9/30192
摘要： A method and apparatus for obtaining a scalar value from a vector register for use in a mixed vector and scalar instruction, including providing a vector in a vector register file, and embedding a location identifier of the scalar value within the vector in the bits defining the mixed vector and scalar instruction. The scalar value can be used directly from the vector register without the need to load the scalar to a scalar register prior to executing the instruction. The scalar location identifier may be embedded in the secondary op code of the instruction, or the instruction may have dedicated bits for providing the location of the scalar within the vector.
摘要翻译：一种用于从向量寄存器中获得用于混合向量和标量指令中的标量值的方法和装置，包括在向量寄存器文件中提供向量，以及将矢量中的标量值的位置标识嵌入在定义混合向量和标量指令。标量值可以直接从向量寄存器使用，而不需要在执行指令之前将标量加载到标量寄存器。标量位置标识符可以被嵌入在指令的辅助操作码中，或者该指令可以具有用于在向量内提供标量的位置的专用位。

4. 发明申请

US20100217954A1 Method and apparatus for obtaining a scalar value directly from a vector register 有权
标题翻译：用于直接从向量寄存器获得标量值的方法和装置
公开(公告)号：US20100217954A1
公开(公告)日：2010-08-26
申请号：US12662745
申请日：2010-05-03
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J.. Van Hook
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J.. Van Hook
IPC分类号： G06F15/76 , G06F9/06
CPC分类号： G06F9/30145 , G06F9/30014 , G06F9/30025 , G06F9/30032 , G06F9/30036 , G06F9/30112 , G06F9/3013 , G06F9/30185 , G06F9/30192
摘要： A method and apparatus for obtaining a scalar value from a vector register for use in a mixed vector and scalar instruction, including providing a vector in a vector register file, and embedding a location identifier of the scalar value within the vector in the bits defining the mixed vector and scalar instruction. The scalar value can be used directly from the vector register without the need to load the scalar to a scalar register prior to executing the instruction. The scalar location identifier may be embedded in the secondary op code of the instruction, or the instruction may have dedicated bits for providing the location of the scalar within the vector.
摘要翻译：一种用于从向量寄存器中获得用于混合向量和标量指令中的标量值的方法和装置，包括在向量寄存器文件中提供向量，以及将矢量中的标量值的位置标识嵌入在定义混合向量和标量指令。标量值可以直接从向量寄存器使用，而不需要在执行指令之前将标量加载到标量寄存器。标量位置标识符可以被嵌入在指令的辅助操作码中，或者该指令可以具有用于在向量内提供标量的位置的专用位。

5. 发明授权

US07739480B2 Method and apparatus for obtaining a scalar value directly from a vector register 有权
公开(公告)号：US07739480B2
公开(公告)日：2010-06-15
申请号：US11032055
申请日：2005-01-11
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J. Van Hook
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J. Van Hook
IPC分类号： G06F15/76
CPC分类号： G06F9/30145 , G06F9/30014 , G06F9/30025 , G06F9/30032 , G06F9/30036 , G06F9/30112 , G06F9/3013 , G06F9/30185 , G06F9/30192
摘要： A method and apparatus for obtaining a scalar value from a vector register for use in a mixed vector and scalar instruction, including providing a vector in a vector register file, and embedding a location identifier of the scalar value within the vector in the bits defining the mixed vector and scalar instruction. The scalar value can be used directly from the vector register without the need to load the scalar to a scalar register prior to executing the instruction. The scalar location identifier may be embedded in the secondary op code of the instruction, or the instruction may have dedicated bits for providing the location of the scalar within the vector.

6. 发明授权

US06857061B1 Method and apparatus for obtaining a scalar value directly from a vector register 有权
标题翻译：用于直接从向量寄存器获得标量值的方法和装置
公开(公告)号：US06857061B1
公开(公告)日：2005-02-15
申请号：US09545182
申请日：2000-04-07
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng
IPC分类号： G06F7/00 , G06F9/30 , G06F9/302 , G06F9/315 , G06F9/318 , G06F17/16 , G08F9/302 , G06F7/38
CPC分类号： G06F9/30145 , G06F9/30014 , G06F9/30025 , G06F9/30032 , G06F9/30036 , G06F9/30112 , G06F9/3013 , G06F9/30185 , G06F9/30192
摘要： A method and apparatus for obtaining a scalar value from a vector register for use in a mixed vector and scalar instruction, including providing a vector in a vector register file, and embedding a location identifier of the scalar value within the vector in the bits defining the mixed vector and scalar instruction. The scalar value can be used directly from the vector register without the need to load the scalar to a scalar register prior to executing the instruction. The scalar location identifier may be embedded in the secondary op code of the instruction, or the instruction may have dedicated bits for providing the location of the scalar within the vector.
摘要翻译：一种用于从向量寄存器中获得用于混合向量和标量指令中的标量值的方法和装置，包括在向量寄存器文件中提供向量，以及将矢量中的标量值的位置标识嵌入在定义混合向量和标量指令。标量值可以直接从向量寄存器使用，而不需要在执行指令之前将标量加载到标量寄存器。标量位置标识符可以被嵌入在指令的辅助操作码中，或者该指令可以具有用于在向量内提供标量的位置的专用位。

7. 发明授权

US06701424B1 Method and apparatus for efficient loading and storing of vectors 有权
标题翻译：用于有效加载和存储载体的方法和装置
公开(公告)号：US06701424B1
公开(公告)日：2004-03-02
申请号：US09545183
申请日：2000-04-07
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng
IPC分类号： G06F1500
CPC分类号： G06F9/30145 , G06F9/30014 , G06F9/30025 , G06F9/30036 , G06F9/30043 , G06F9/30109 , G06F9/30167
摘要： A method and apparatus for loading and storing vectors from and to memory, including embedding a location identifier in bits comprising a vector load and store instruction, wherein the location identifier indicates a location in the vector where useful data ends. The vector load instruction further includes a value field that indicates a particular constant for use by the load/store unit to set locations in the vector register beyond the useful data with the constant. By embedding the ending location of the useful date in the instruction, bandwidth and memory are saved by only requiring that the useful data in the vector be loaded and stored.
摘要翻译：一种用于从存储器加载和存储向量的方法和装置，包括在包括向量加载和存储指令的位中嵌入位置标识符，其中所述位置标识符指示所述向量中的有用数据结束的位置。向量加载指令还包括值字段，其指示加载/存储单元使用的特定常数，以将矢量寄存器中的位置设置为超过具有常数的有用数据。通过将有用日期的结束位置嵌入指令中，只需要加载和存储向量中的有用数据即可保存带宽和存储器。

8. 发明授权

US07581084B2 Method and apparatus for efficient loading and storing of vectors 有权
公开(公告)号：US07581084B2
公开(公告)日：2009-08-25
申请号：US10849804
申请日：2004-05-21
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng
IPC分类号： G06F9/30
CPC分类号： G06F9/30145 , G06F9/30014 , G06F9/30025 , G06F9/30036 , G06F9/30043 , G06F9/30109 , G06F9/30167
摘要： A method and apparatus for loading and storing vectors from and to memory, including embedding a location identifier in bits comprising a vector load and store instruction, wherein the location identifier indicates a location in the vector where useful data ends. The vector load instruction further includes a value field that indicates a particular constant for use by the load/store unit to set locations in the vector register beyond the useful data with the constant. By embedding the ending location of the useful date in the instruction, bandwidth and memory are saved by only requiring that the useful data in the vector be loaded and stored.

9. 发明授权

US06571328B2 Method and apparatus for obtaining a scalar value directly from a vector register 有权
公开(公告)号：US06571328B2
公开(公告)日：2003-05-27
申请号：US09919451
申请日：2001-08-01
申请人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J. Van Hook
发明人： Yu-Chung C. Liao , Peter A. Sandon , Howard Cheng , Timothy J. Van Hook
IPC分类号： G06F938
CPC分类号： G06F9/30145 , G06F9/30014 , G06F9/30025 , G06F9/30032 , G06F9/30036 , G06F9/30112 , G06F9/3013 , G06F9/30185 , G06F9/30192
摘要： A method and apparatus for obtaining a scalar value from a vector register for use in a mixed vector and scalar instruction, including providing a vector in a vector register file, and embedding a location identifier of the scalar value within the vector in the bits defining the mixed vector and scalar instruction. The scalar value can be used directly from the vector register without the need to load the scalar to a scalar register prior to executing the instruction. The scalar location identifier may be embedded in the secondary op code of the instruction, or the instruction may have dedicated bits for providing the location of the scalar within the vector.

10. 发明授权

US06591361B1 Method and apparatus for converting data into different ordinal types 失效
标题翻译：将数据转换为不同序数类型的方法和装置
公开(公告)号：US06591361B1
公开(公告)日：2003-07-08
申请号：US09473760
申请日：1999-12-28
申请人： Yu-Chung Liao , Peter A. Sandon , Howard Cheng
发明人： Yu-Chung Liao , Peter A. Sandon , Howard Cheng
IPC分类号： G06F9302
CPC分类号： G06F9/3001 , G06F9/30025 , G06F9/30043
摘要： A method and apparatus that converts integer numbers to/from floating point representations while loading/storing the data. The method and apparatus perform this conversion within a central processing unit having a converter unit and a set of conversion registers. The load/store instructions having data requiring conversion include an index field for identifying one of the conversion registers. Each one of the conversion registers includes information on the type of conversion required and any scaling factors to be applied. Upon receiving one of these instructions, the converter uses the identified conversion register to perform the conversion and stores the converted data into the corresponding register or memory location.
摘要翻译：一种在加载/存储数据时将整数转换成浮点表示的方法和装置。该方法和装置在具有转换器单元和一组转换寄存器的中央处理单元内执行该转换。具有需要转换的数据的加载/存储指令包括用于识别转换寄存器之一的索引字段。每个转换寄存器包括有关所需转换类型和要应用的任何缩放因子的信息。在接收到这些指令之一时，转换器使用所识别的转换寄存器来执行转换，并将转换的数据存储到相应的寄存器或存储单元中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式