专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08598581B2 Thin film transistor substrate and method for manufacturing the same 有权
标题翻译：薄膜晶体管基板及其制造方法
公开(公告)号：US08598581B2
公开(公告)日：2013-12-03
申请号：US12434907
申请日：2009-05-04
申请人： Jang-Soo Kim , Jae-Hyoung Youn , Sang-Soo Kim , Dong-Gyu Kim
发明人： Jang-Soo Kim , Jae-Hyoung Youn , Sang-Soo Kim , Dong-Gyu Kim
IPC分类号： H01L33/00
CPC分类号： H01L29/78633 , H01L27/124 , H01L27/1248
摘要： A method for manufacturing a thin film transistor array panel includes; forming a gate line including a gate electrode and a height increasing member on a substrate, forming a gate insulating layer on the gate line and the height increasing member, forming a semiconductor, a data line including a source electrode, and a drain electrode facing the source electrode and overlapping at least a portion of the height increasing member on the gate insulating layer, forming a first insulating layer on the gate insulating layer, a data line and the drain electrode, forming a light-blocking member on a portion of the first insulating layer corresponding to the gate line and the data line, forming a color filter in an area bound by the light-blocking member, forming a second insulating layer on the light-blocking member and the color filter, and patterning the second insulating layer, the light-blocking member or the color filter, and the first insulating layer to form a contact hole exposing a portion of the drain electrode aligned with the height increasing member.
摘要翻译：薄膜晶体管阵列板的制造方法包括：在基板上形成包括栅电极和高度增加部件的栅极线，在栅极线和高度增加部件上形成栅绝缘层，形成半导体，包括源电极和漏电极的数据线，并且在所述栅极绝缘层上与所述高度增加部件的至少一部分重叠，在所述栅极绝缘层上形成第一绝缘层，在所述栅极绝缘层上形成第一绝缘层，在所述栅极绝缘层上形成阻挡部件，在所述第一对应于栅极线和数据线的绝缘层，在由阻光构件限定的区域中形成滤色器，在遮光构件和滤色器上形成第二绝缘层，并对第二绝缘层进行构图，遮光构件或滤色器，以及第一绝缘层，以形成暴露与高度增加构件对准的漏电极的一部分的接触孔。

2. 发明申请

US20100051951A1 THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD OF THE SAME 有权
标题翻译：薄膜晶体管阵列及其制造方法
公开(公告)号：US20100051951A1
公开(公告)日：2010-03-04
申请号：US12414932
申请日：2009-03-31
申请人： Kwang-Ho Lee , Jang-Soo Kim , Hong-Suk Yoo , Sang-Soo Kim , Shi-Yul Kim , Jae-Hyoung Youn
发明人： Kwang-Ho Lee , Jang-Soo Kim , Hong-Suk Yoo , Sang-Soo Kim , Shi-Yul Kim , Jae-Hyoung Youn
IPC分类号： H01L33/00 , H01L21/28
CPC分类号： H01L27/124 , G02F1/13394 , G02F1/136209 , G02F1/136227 , G02F2001/136222 , H01L27/1248 , H01L27/1262
摘要： A thin film transistor (“TFT”) array panel includes; an insulation substrate, a TFT disposed on the insulation substrate and including a drain electrode, a passivation layer covering the TFT and including a contact portion disposed therein corresponding to the drain electrode, a partition comprising an organic material disposed on the passivation layer, and including a transverse portion, a longitudinal portion, and a contact portion disposed on the drain electrode, a color filter disposed on the passivation layer and disposed in a region defined by the partition, an organic capping layer disposed on the partition and the color filter, and a pixel electrode disposed on the organic capping layer, and connected to the drain electrode through the contact portion of the passivation layer and the contact portion of the partition, wherein a contact hole is formed in the organic capping layer corresponding to the contact portion of the passivation layer.
摘要翻译：薄膜晶体管（“TFT”）阵列面板包括：绝缘基板，设置在所述绝缘基板上并包括漏电极的TFT，覆盖所述TFT的钝化层，并且包括设置在其中的所述漏电极对应的接触部分，所述隔板包括设置在所述钝化层上的有机材料，并且包括横向部分，纵向部分和设置在漏电极上的接触部分，设置在钝化层上并设置在由隔板限定的区域中的滤色器，设置在隔板上的有机覆盖层和滤色器，以及设置在所述有机覆盖层上的像素电极，并且通过所述钝化层的接触部分和所述隔离物的接触部分连接到所述漏电极，其中在所述有机覆盖层中形成接触孔，所述接触孔对应于所述钝化层的接触部分钝化层。

3. 发明授权

US09046727B2 Thin film transistor array panel and manufacturing method of the same 有权
标题翻译：薄膜晶体管阵列及其制造方法相同
公开(公告)号：US09046727B2
公开(公告)日：2015-06-02
申请号：US12414932
申请日：2009-03-31
申请人： Kwang-Ho Lee , Jang-Soo Kim , Hong-Suk Yoo , Sang-Soo Kim , Shi-Yul Kim , Jae-Hyoung Youn
发明人： Kwang-Ho Lee , Jang-Soo Kim , Hong-Suk Yoo , Sang-Soo Kim , Shi-Yul Kim , Jae-Hyoung Youn
IPC分类号： H01L33/00 , H01L21/28 , G02F1/1362 , G02F1/1339 , H01L27/12
CPC分类号： H01L27/124 , G02F1/13394 , G02F1/136209 , G02F1/136227 , G02F2001/136222 , H01L27/1248 , H01L27/1262
摘要： A thin film transistor (“TFT”) array panel includes; an insulation substrate, a TFT disposed on the insulation substrate and including a drain electrode, a passivation layer covering the TFT and including a contact portion disposed therein corresponding to the drain electrode, a partition comprising an organic material disposed on the passivation layer, and including a transverse portion, a longitudinal portion, and a contact portion disposed on the drain electrode, a color filter disposed on the passivation layer and disposed in a region defined by the partition, an organic capping layer disposed on the partition and the color filter, and a pixel electrode disposed on the organic capping layer, and connected to the drain electrode through the contact portion of the passivation layer and the contact portion of the partition, wherein a contact hole is formed in the organic capping layer corresponding to the contact portion of the passivation layer.
摘要翻译：薄膜晶体管（“TFT”）阵列面板包括：绝缘基板，设置在所述绝缘基板上并包括漏电极的TFT，覆盖所述TFT的钝化层，并且包括设置在其中的所述漏电极对应的接触部分，所述隔板包括设置在所述钝化层上的有机材料，并且包括横向部分，纵向部分和设置在漏电极上的接触部分，设置在钝化层上并设置在由隔板限定的区域中的滤色器，设置在隔板上的有机覆盖层和滤色器，以及设置在所述有机覆盖层上的像素电极，并且通过所述钝化层的接触部分和所述隔离物的接触部分连接到所述漏电极，其中在所述有机覆盖层中形成接触孔，所述接触孔对应于所述钝化层的接触部分钝化层。

4. 发明授权

US08218110B2 Thin film transistor array panel and method of manufacturing the same 失效
标题翻译：薄膜晶体管阵列面板及其制造方法
公开(公告)号：US08218110B2
公开(公告)日：2012-07-10
申请号：US12434945
申请日：2009-05-04
申请人： Jean-Ho Song , Yang-Ho Jung , Hoon Kang , Jae-Sung Kim , Jae-Hyoung Youn , Jong-In Kim , Sang-Soo Kim , Shi-Yul Kim
发明人： Jean-Ho Song , Yang-Ho Jung , Hoon Kang , Jae-Sung Kim , Jae-Hyoung Youn , Jong-In Kim , Sang-Soo Kim , Shi-Yul Kim
IPC分类号： G02F1/1335
CPC分类号： G02F1/136209 , B41J2202/09 , G02F1/133555 , G02F1/133707 , G02F1/13624 , G02F1/136286 , G02F2001/134345 , G02F2001/136222 , G02F2001/136231 , H01L27/1248 , H01L27/1262 , H01L29/41733
摘要： After increasing the thickness of a gate line and forming a barrier rib that is made of an organic material, a gate insulating layer is formed and then a color filter is formed with an Inkjet method using the barrier rib. By increasing a thickness of the gate line, even if the size of a substrate increases, problems due to signal delay are reduced, and by forming a barrier rib with an organic material, the height of the barrier rib increases, and a taper angle increases and thus a color filter is stably formed.
摘要翻译：在增加栅极线的厚度并形成由有机材料制成的阻挡肋之后，形成栅极绝缘层，然后利用使用隔壁的喷墨法形成滤色器。通过增加栅极线的厚度，即使基板的尺寸增加，由于信号延迟引起的问题减少，并且通过用有机材料形成隔壁，障壁的高度增加，并且锥角增加从而稳定地形成滤色器。

5. 发明授权

US09001300B2 Liquid crystal display 有权
公开(公告)号：US09001300B2
公开(公告)日：2015-04-07
申请号：US12336817
申请日：2008-12-17
申请人： Dong-Gyu Kim , Sang-Soo Kim , Sang-Wook Lee
发明人： Dong-Gyu Kim , Sang-Soo Kim , Sang-Wook Lee
IPC分类号： G02F1/1345 , G02F1/1362
CPC分类号： G02F1/13458 , G02F1/1345 , G02F1/13452 , G02F1/136286
摘要： A liquid crystal display includes an insulating substrate, gate and data lines formed on the substrate to define pixel areas, or collectively a display area. Gate signal interconnection wires are formed at a corner portion of the substrate outside the display area to transmit gate electrical signals, and provided with gate signal interconnection lines and first and second gate signal interconnection pads connected to both ends of the gate signal interconnection lines. A gate insulating layer, and a protective layer are further formed on the substrate, and provided with first and second contact holes exposing the first and second gate signal interconnection pads. Gate and data signal transmission films are attached to the substrate, and provided with first and second gate signal leads and first and second gate signal wires. The first and second gate signal leads are connected to the first and second gate signal interconnection pads through the first and second contact holes. The first or the second gate signal lead completely covers the first or the second contact hole at least in the longitudinal direction of the lead.

6. 发明授权

US07872699B2 Thin film transistor array panel and liquid crystal display including the panel 有权
标题翻译：薄膜晶体管阵列面板和液晶显示器包括面板
公开(公告)号：US07872699B2
公开(公告)日：2011-01-18
申请号：US12195179
申请日：2008-08-20
申请人： Dong-Gyu Kim , Sang-Soo Kim
发明人： Dong-Gyu Kim , Sang-Soo Kim
IPC分类号： G02F1/136 , G02F1/1333 , G02F1/1337 , G02F1/1335 , G02F1/1343
CPC分类号： G02F1/136286 , G02F1/136209 , G02F1/1393 , G02F2001/136222 , G02F2201/40
摘要： A thin film transistor (TFT) array panel is provided, which includes: a plurality of gate lines transmitting gate signals; a plurality of data lines intersecting the gate lines and transmitting data signals, each data line including first and second data line branches electrically connected to each other and spaced apart from each other; a plurality of pixel electrodes electrically connected to the gate lines and the data lines through thin film transistor and covering edges of the first or the second data line branches; a passivation layer disposed between the data lines and the pixel electrodes; and a light blocking member covering gaps between the first data line branches and the second data line branches.
摘要翻译：提供一种薄膜晶体管（TFT）阵列面板，其包括：多个栅极线传输栅极信号; 与栅极线交叉并且发送数据信号的多个数据线，每个数据线包括彼此电连接并间隔开的第一和第二数据线分支; 通过薄膜晶体管电连接到栅极线和数据线并覆盖第一或第二数据线分支的边缘的多个像素电极; 设置在数据线和像素电极之间的钝化层; 以及覆盖所述第一数据线分支和所述第二数据线分支之间的间隙的遮光部件。

7. 发明授权

US07700948B2 Thin film transistor array panel with common bars of different widths 失效
标题翻译：具有不同宽度的公共条的薄膜晶体管阵列面板
公开(公告)号：US07700948B2
公开(公告)日：2010-04-20
申请号：US10522848
申请日：2002-09-18
申请人： Sang-Soo Kim , Dong-Gyu Kim
发明人： Sang-Soo Kim , Dong-Gyu Kim
IPC分类号： H01L29/04 , H01L31/036 , H01L31/0376 , H01L31/20
CPC分类号： H01L27/1288 , G02F1/136213 , G02F1/136227 , G02F2001/136236 , H01L27/124 , H01L27/1255
摘要： A gate wire and a storage electrode wire extending in a transverse direction are provided, and a data wire extending in a longitudinal direction intersects the gate wire and the storage electrode wire. A plurality of pixel electrodes and a plurality of TFTs are provided on pixel areas defined by the intersections of the data wire and the gate wire. The storage electrode wire is interconnected by a plurality of storage electrodes connections provided on the pixel areas. In this way, a common bar disposed between gate pads and a display area is omitted or has reduced width. Therefore, the fan-out areas becomes to have sufficient size to reduce the resistance difference between the signal lines.
摘要翻译：设置沿横向延伸的栅极线和存储电极线，并且沿纵向方向延伸的数据线与栅极线和存储电极线相交。在由数据线和栅极线的交叉点限定的像素区域上设置多个像素电极和多个TFT。存储电极线通过设置在像素区域上的多个存储电极连接而互连。以这种方式，省略布置在栅极焊盘和显示区域之间的公共条，或者具有减小的宽度。因此，扇出区域变得具有足够的尺寸以减小信号线之间的电阻差。

8. 发明授权

US07417694B2 Thin film transistor array panel and liquid crystal display including the panel 有权
标题翻译：薄膜晶体管阵列面板和液晶显示器包括面板
公开(公告)号：US07417694B2
公开(公告)日：2008-08-26
申请号：US11050675
申请日：2005-02-07
申请人： Dong-Gyu Kim , Sang-Soo Kim
发明人： Dong-Gyu Kim , Sang-Soo Kim
IPC分类号： G02F1/136 , G02F1/1333 , G02F1/1337
CPC分类号： G02F1/136286 , G02F1/136209 , G02F1/1393 , G02F2001/136222 , G02F2201/40
摘要： A thin film transistor (TFT) array panel is provided, which includes: a plurality of gate lines transmitting gate signals; a plurality of data lines intersecting the gate lines and transmitting data signals, each data line including first and second data line branches electrically connected to each other and spaced apart from each other; a plurality of pixel electrodes electrically connected to the gate lines and the data lines through thin film transistor and covering edges of the first or the second data line branches; a passivation layer disposed between the data lines and the pixel electrodes; and a light blocking member covering gaps between the first data line branches and the second data line branches.
摘要翻译：提供一种薄膜晶体管（TFT）阵列面板，其包括：多个栅极线传输栅极信号; 与栅极线交叉并且发送数据信号的多个数据线，每个数据线包括彼此电连接并间隔开的第一和第二数据线分支; 通过薄膜晶体管电连接到栅极线和数据线并覆盖第一或第二数据线分支的边缘的多个像素电极; 设置在数据线和像素电极之间的钝化层; 以及覆盖所述第一数据线分支和所述第二数据线分支之间的间隙的遮光部件。

9. 发明授权

US07294854B2 Thin film transistor array panel and liquid crystal display including the panel 有权
标题翻译：薄膜晶体管阵列面板和液晶显示器包括面板
公开(公告)号：US07294854B2
公开(公告)日：2007-11-13
申请号：US10525039
申请日：2002-09-18
申请人： Sang-Soo Kim , Dong-Gyu Kim
发明人： Sang-Soo Kim , Dong-Gyu Kim
IPC分类号： H01L29/04 , H01L31/036 , H01L31/0376 , H01L31/20
CPC分类号： H01L27/124 , G02F1/136213 , G02F1/136286 , H01L27/1255
摘要： A gate wire including a gate line extending in a transverse direction and a gate electrode connected to the gate line is form on an insulating substrate. A storage capacitor wire including a storage capacitor electrode line extending in the transverse direction and a storage electrode connected to the storage capacitor electrode line and located at the edges of a pixel area is formed. A semiconductor layer is formed on a gate insulating film covering the gate wire and the storage capacitor wire. A data wire is formed on the gate insulating film or the semiconductor layer and includes a data line intersecting the gate line to define the pixel area, a source electrode connected to the data line and located on the semiconductor layer, a drain electrode formed on the semiconductor layer and located opposite the source electrode with respect to the gate electrode, and a first storage capacitor conductor overlapping the storage capacitor electrode via the gate insulating film to form a storage capacitor. A pixel electrode electrically connected to the drain electrode and the first storage capacitor conductor is formed on the protective layer covering the data wire.
摘要翻译：包括在横向延伸的栅极线和连接到栅极线的栅电极的栅极线形成在绝缘基板上。形成包括在横向延伸的辅助电容电极线和与辅助电容电极线连接并位于像素区域的边缘的存储电极的保持电容配线。在覆盖栅极线和保持电容配线的栅极绝缘膜上形成半导体层。数据线形成在栅极绝缘膜或半导体层上，并且包括与栅极线相交以限定像素区域的数据线，连接到数据线并位于半导体层上的源电极，形成在栅极绝缘膜上的漏电极半导体层，并且相对于栅极位于与源电极相对的位置;以及第一存储电容器导体，经由栅极绝缘膜与存储电容电极重叠，形成存储电容。电连接到漏电极和第一辅助电容导体的像素电极形成在覆盖数据线的保护层上。

10. 发明授权

US07268776B2 Flat panel display with signal transmission patterns 有权
标题翻译：具有信号传输模式的平板显示器
公开(公告)号：US07268776B2
公开(公告)日：2007-09-11
申请号：US10693459
申请日：2003-10-27
申请人： Sang-Soo Kim , Choong-Seob Oh , Jin-Hyeok Park , Jin-Ho Park , Dong-Gyu Kim , Yong-Eun Park , Nam-Soo Kang , Gyu-Su Lee
发明人： Sang-Soo Kim , Choong-Seob Oh , Jin-Hyeok Park , Jin-Ho Park , Dong-Gyu Kim , Yong-Eun Park , Nam-Soo Kang , Gyu-Su Lee
IPC分类号： G09G5/00
CPC分类号： G02F1/13452 , G09G3/3611 , G09G2300/0408 , G09G2300/0426 , H05K1/189 , H05K3/361 , Y10S345/903 , Y10S345/905
摘要： A liquid crystal display of compact size is disclosed. The liquid crystal display has a tape carrier package and a single integrated PCB for processing a gate driving signal and data driving signal. The tape carrier package includes a base substrate, a gate driver IC formed on said base substrate, an input pattern formed on said base substrate that applies gate driving signals input from an external device to the gate driver IC, a first output pattern formed on said base substrate that outputs a first gate driving signal processed in said gate driver IC, and a second output pattern formed on said base substrate, that outputs a second gate driving signal bypassing the gate driver IC among the gate driving signals.
摘要翻译：公开了一种紧凑尺寸的液晶显示器。液晶显示器具有载带封装和用于处理栅极驱动信号和数据驱动信号的单个集成PCB。所述带载体封装包括基底基板，形成在所述基底基板上的栅极驱动器IC，形成在所述基底基板上的输入图案，其将从外部装置输入的栅极驱动信号施加到栅极驱动器IC，形成在所述基板上的第一输出图案输出在所述栅极驱动器IC中处理的第一栅极驱动信号的基极基板，以及形成在所述基板上的第二输出图案，其在所述栅极驱动信号中输出旁路栅极驱动器IC的第二栅极驱动信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式