专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140105303A1 Motion Estimation for Video Processing 审中-公开
标题翻译：视频处理的运动估计
公开(公告)号：US20140105303A1
公开(公告)日：2014-04-17
申请号：US13649560
申请日：2012-10-11
申请人： Himanshu Kaul , Mark A. Anders , Ram K. Krishnamurthy
发明人： Himanshu Kaul , Mark A. Anders , Ram K. Krishnamurthy
IPC分类号： H04N7/32
CPC分类号： H04N19/43 , H04N19/567
摘要： In accordance with some embodiments, the complexity of motion estimation algorithms that use Haar, SAD and Hadamard transforms may be reduced. In some embodiments, the number of summations may be reduced compared to existing techniques and some of the existing summations may be replaced with compare operations. In some embodiments, additions are replaced with compares in order to balance delay and area or energy or power considerations.
摘要翻译：根据一些实施例，可以减少使用Haar，SAD和Hadamard变换的运动估计算法的复杂度。在一些实施例中，与现有技术相比可以减少求和的数量，并且可以用比较操作来替换一些现有的求和。在一些实施例中，为了平衡延迟和面积或能量或功率考虑，用比较代替添加。

2. 发明申请

US20150071282A1 ARCHITECTURE AND METHOD FOR HYBRID CIRCUIT-SWITCHED AND PACKET-SWITCHED ROUTER 有权
标题翻译：用于混合电路切换和分组交换路由器的架构和方法
公开(公告)号：US20150071282A1
公开(公告)日：2015-03-12
申请号：US14129544
申请日：2013-09-06
申请人： Mark A. Anders , Gregory K Chen , Himanshu Kaul , Ram K Krishnamurthy , Shekhar Y Bokar
发明人： Mark A. Anders , Gregory K Chen , Himanshu Kaul , Ram K Krishnamurthy , Shekhar Y Bokar
IPC分类号： H04L12/64
CPC分类号： H04L12/6418 , G06F15/7825 , H04L49/109 , H04L49/251 , H04L49/252 , H04L49/9042
摘要： Techniques and mechanisms for performing circuit-switched routing and packet-switched routing for network communication. In an embodiment, a router evaluates control information of a packet received by the router, the evaluation to detect whether the packet includes data for a sideband communication. Based on the evaluation, the router performs a selection from among a plurality of modes of the router, the plurality of modes including a first mode to route the packet for packet-switched communication of sideband data in a network. The plurality of modes also includes a second mode to configure a circuit-switched channel according to the packet. In another embodiment, the router determines a direction for routing a packet in a hierarchical network, wherein the determining of the direction is based on a level of the router in a hierarchy of the hierarchical network.
摘要翻译：用于执行电路交换路由和分组交换路由以用于网络通信的技术和机制。在一个实施例中，路由器评估由路由器接收的分组的控制信息，评估以检测分组是否包括用于边带通信的数据。基于该评估，路由器从路由器的多个模式中进行选择，该多个模式包括在网络中路由用于边带数据的分组交换通信的分组的第一模式。多个模式还包括根据分组配置电路交换信道的第二模式。在另一个实施例中，路由器确定用于在分层网络中路由分组的方向，其中所述方向的确定基于所述分级网络的层级中的路由器的级别。

3. 发明申请

US20150220470A1 METHOD, APPARATUS AND SYSTEM FOR A SOURCE-SYNCHRONOUS CIRCUIT-SWITCHED NETWORK ON A CHIP (NOC) 有权
标题翻译：用于芯片上同步电路切换网络的方法，装置和系统（NOC）
公开(公告)号：US20150220470A1
公开(公告)日：2015-08-06
申请号：US14126910
申请日：2013-06-28
申请人： Gregory K. Chen , Mark A. Anders , Himanshu Kaul , Sudhir K. Satpathy , Ram K. Krishnamurthy
发明人： Gregory K. Chen , Mark A. Anders , Himanshu Kaul , Sudhir K. Satpathy , Ram K. Krishnamurthy
IPC分类号： G06F13/40 , G06F13/42
CPC分类号： G06F13/4022 , G06F13/4282 , G06F15/7825 , H04L12/46 , H04L49/109 , H04L67/10 , Y02D10/12 , Y02D10/13 , Y02D10/14 , Y02D10/151
摘要： In an embodiment, a router includes multiple input ports and output ports, where the router is of a source-synchronous hybrid network on chip (NoC) to enable communication between routers of the NoC based on transitions in control flow signals communicated between the routers. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，路由器包括多个输入端口和输出端口，其中路由器是源同步混合网络片上（NoC），以基于在路由器之间传送的控制流信号中的转换来实现NoC的路由器之间的通信。描述和要求保护其他实施例。

4. 发明授权

US06828841B2 Clock receiver circuit for on-die salphasic clocking 失效
公开(公告)号：US06828841B2
公开(公告)日：2004-12-07
申请号：US10652668
申请日：2003-08-29
申请人： Mark A. Anders , Ram K. Krishnamurthy , Krishnamurthy Soumyanath
发明人： Mark A. Anders , Ram K. Krishnamurthy , Krishnamurthy Soumyanath
IPC分类号： H03F345
CPC分类号： G06F1/10
摘要： A clock receiver circuit converts low amplitude, differential clock signal components received from a differential clock distribution medium into a full swing digital clock. The clock receiver circuit can be used as part of, for example, an on-die salphasic clock distribution system within a microelectronic device.

5. 发明授权

US06225826B1 Single ended domino compatible dual function generator circuits 失效
标题翻译：单端多米诺骨牌兼容双功能发生器电路
公开(公告)号：US06225826B1
公开(公告)日：2001-05-01
申请号：US09220816
申请日：1998-12-23
申请人： Ram K. Krishnamurthy , Krishnamurthy Soumyanath , Mark A. Anders
发明人： Ram K. Krishnamurthy , Krishnamurthy Soumyanath , Mark A. Anders
IPC分类号： H03K19096
CPC分类号： H03K19/096 , H03K19/0963
摘要： In some embodiments, the invention includes a domino logic gate circuit having a domino state and a single ended domino compatible dual function generator. The domino state receives a domino stage input signal and provides a single ended intermediate signal as a function of the domino stage input signal, the intermediate signal having a state. The generator receives the intermediate signal and provides an out signal and an out* signal each having a state, wherein the out and out* signals have the same state during a precharge phase and have complementary states during an evaluate phase as a function of the state of the intermediate signal. In other embodiments, the invention includes domino logic gate circuit having a combined domino stage and dual function generator. The domino stage is to receive a domino stage input signal. The dual function generator is a single ended domino compatible dual function generator to provide an out signal and an out* signal that each have a state and during a precharge phase, the out signal and out* signal each have the same state, and during an evaluate phase the out and out* states are complementary states as a function of the domino stage input signal without a logic X circuit and a logic X* circuit.
摘要翻译：在一些实施例中，本发明包括具有多米诺骨架状态和单端多米诺骨牌兼容双功能发生器的多米诺逻辑门电路。多米诺骨牌状态接收多米诺骨牌级输入信号，并提供作为多米诺骨牌级输入信号的函数的单端中间信号，中间信号具有状态。发生器接收中间信号并提供各自具有状态的输出信号和输出信号，其中输出和输出信号在预充电阶段期间具有相同的状态，并且在作为状态的函数的评估阶段期间具有互补状态的中间信号。在其他实施例中，本发明包括具有组合多米诺舞台和双功能发生器的多米诺逻辑门电路。多米诺骨牌阶段是接收多米诺骨牌阶段的输入信号。双功能发生器是单端多米诺骨牌兼容双功能发生器，用于提供每个具有状态的输出信号和输出信号，并且在预充电阶段期间，输出信号和输出信号各自具有相同的状态，并且在评估相位，out和out *状态是互补状态，作为多米诺舞台输入信号的函数，没有逻辑X电路和逻辑X *电路。

6. 发明授权

US07325024B2 Adder circuit with sense-amplifier multiplexer front-end 有权
标题翻译：加法器电路带有读出放大器多路复用器前端
公开(公告)号：US07325024B2
公开(公告)日：2008-01-29
申请号：US10728127
申请日：2003-12-04
申请人： Sanu K. Mathew , Mark A. Anders , Ram K. Krishnamurthy , Sapumal Wijeratne
发明人： Sanu K. Mathew , Mark A. Anders , Ram K. Krishnamurthy , Sapumal Wijeratne
IPC分类号： G06F7/50
CPC分类号： G06F7/507 , G06F7/506
摘要： An adder circuit includes a number of selectors and an adder. The selectors feed the adder with multiple input data bits. Each of the selectors includes a combination of a multiplexing network and a sense amplifier to select from a number of input values to generate the multiple input data bits. The combination of the multiplexing network and the sense amplifier acts as the state-holding element at the input of the adder, avoiding the overheads of an explicit latch stage.
摘要翻译：一个加法器电路包括多个选择器和一个加法器。选择器为加法器提供多个输入数据位。每个选择器包括复用网络和读出放大器的组合，以从多个输入值中选择以产生多个输入数据位。复用网络和读出放大器的组合在加法器的输入端作为状态保持元件，避免显式锁存级的开销。

7. 发明授权

US06351150B1 Low switching activity dynamic driver for high performance interconnects 失效
标题翻译：低开关活动动态驱动程序，用于高性能互连
公开(公告)号：US06351150B1
公开(公告)日：2002-02-26
申请号：US09658793
申请日：2000-09-11
申请人： Ram K. Krishnamurthy , Mark A. Anders , Atila Alvandpour
发明人： Ram K. Krishnamurthy , Mark A. Anders , Atila Alvandpour
IPC分类号： H03K19096
CPC分类号： H03K19/0016 , H03K19/01855
摘要： A high performance interconnect that utilizes dynamic driver technology is capable of reduced power operation during periods of low data switching activity. Circuitry is provided that limits the performance of an evaluation operation in the dynamic driver circuitry to clock cycles during which a present input bit of the interconnect differs from a previous input bit. Thus, the evaluation operation and subsequent precharge of the driver output is performed sparingly during periods of low data switching activity. An output circuit is also provided for decoding the data stream flowing through the interconnect at the receiver end thereof. Using the principles of the present invention, it is possible to achieve the performance advantages of dynamic drivers with the switching activity of interconnects that use static CMOS technology.
摘要翻译：利用动态驱动技术的高性能互连能够在低数据交换活动期间降低功耗。提供了电路，其将动态驱动器电路中的评估操作的性能限制为时钟周期，在该周期期间，互连的当前输入位与先前的输入位不同。因此，在低数据切换活动的时段期间，谨慎地执行驱动器输出的评估操作和随后的预充电。还提供了一个输出电路，用于解码在其接收端处流经互连的数据流。使用本发明的原理，可以通过使用静态CMOS技术的互连的交换活动来实现动态驱动器的性能优点。

8. 发明授权

US07275204B2 Distributed ring control circuits for Viterbi traceback 有权
标题翻译：用于维特比回溯的分布式环形控制电路
公开(公告)号：US07275204B2
公开(公告)日：2007-09-25
申请号：US10954648
申请日：2004-09-30
申请人： Mark A. Anders , Sanu K. Matthew , Ram K. Krishnamurthy
发明人： Mark A. Anders , Sanu K. Matthew , Ram K. Krishnamurthy
IPC分类号： H03M13/41
CPC分类号： H03M13/6505 , H03M13/41 , H03M13/4169
摘要： Shift resister rings are used to provide column access in a traceback memory during Viterbi decoding.
摘要翻译：移位电阻环用于在维特比解码期间在追溯存储器中提供列访问。

9. 发明授权

US06614279B2 Clock receiver circuit for on-die salphasic clocking 有权
标题翻译：时钟接收器电路，用于片上相关时钟
公开(公告)号：US06614279B2
公开(公告)日：2003-09-02
申请号：US09941457
申请日：2001-08-29
申请人： Mark A. Anders , Ram K. Krishnamurthy , Krishnamurthy Soumyanath
发明人： Mark A. Anders , Ram K. Krishnamurthy , Krishnamurthy Soumyanath
IPC分类号： H03F345
CPC分类号： G06F1/10
摘要： A clock receiver circuit converts low amplitude, differential clock signal components received from a differential clock distribution medium into a full swing digital clock. The clock receiver circuit can be used as part of, for example, an on-die salphasic clock distribution system within a microelectronic device.
摘要翻译：时钟接收器电路将从差分时钟分配介质接收的低幅度差分时钟信号分量转换成全摆幅数字时钟。时钟接收器电路可以用作例如微电子器件内的管芯上的相关时钟分配系统的一部分。

10. 发明授权

US07840885B2 Distributed ring control circuits for Viterbi traceback 有权
标题翻译：用于维特比回溯的分布式环形控制电路
公开(公告)号：US07840885B2
公开(公告)日：2010-11-23
申请号：US11860493
申请日：2007-09-24
申请人： Mark A. Anders , Sanu K. Mathew , Ram K. Krishnamurthy
发明人： Mark A. Anders , Sanu K. Mathew , Ram K. Krishnamurthy
IPC分类号： H03M13/41
CPC分类号： H03M13/6505 , H03M13/41 , H03M13/4169
摘要： Shift resister rings are used to provide column access in a traceback memory during Viterbi decoding.
摘要翻译：移位电阻环用于在维特比解码期间在追溯存储器中提供列访问。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式