会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Information input device, information input/output device and electronic device
    • 信息输入设备,信息输入/输出设备和电子设备
    • US08773368B2
    • 2014-07-08
    • US12685846
    • 2010-01-12
    • Michiru SendaYoshiharu NakajimaTsutomu HaradaGo YamanakaDaisuke Takama
    • Michiru SendaYoshiharu NakajimaTsutomu HaradaGo YamanakaDaisuke Takama
    • G06F3/041
    • G06F3/0412G06F3/0416G06F3/042
    • An information input device includes an input panel including an illumination light source, a plurality of first light-receiving elements and one or more second light-receiving elements, the illumination light source emitting detection light for detecting an external proximity object, the plurality of first light-receiving elements receiving detection light emitted from the illumination light source and then reflected from the external proximity object, the second light-receiving elements for monitoring the intensity of the detection light; a correction section performing adaptive sensitivity correction on light-receiving signals obtained by the first light-receiving elements through use of an intensity monitor signal of detection light obtained by the second light-receiving element; and an image processing section obtaining object information about one or more of the position, shape and size of the external proximity object based on a picked-up image obtained from the light-receiving signals subjected to the sensitivity correction by the correction section.
    • 信息输入装置包括:输入面板,包括照明光源,多个第一受光元件和一个或多个第二受光元件,所述照明光源发射用于检测外部邻近物体的检测光,所述多个第一光接收元件 光接收元件接收从照明光源发出的检测光,然后从外部接近物体反射,第二光接收元件用于监视检测光的强度; 校正部分,通过使用由第二光接收元件获得的检测光的强度监视信号对由第一光接收元件获得的光接收信号执行自适应灵敏度校正; 以及图像处理部,其基于从由所述校正部进行了所述灵敏度校正的受光信号获得的拍摄图像,获取关于所述外部邻近对象的位置,形状和尺寸的一个或多个的对象信息。
    • 7. 发明授权
    • Liquid crystal display
    • 液晶显示器
    • US08823622B2
    • 2014-09-02
    • US11933232
    • 2007-10-31
    • Michiru SendaRyoichi Yokoyama
    • Michiru SendaRyoichi Yokoyama
    • G09G3/36
    • G09G3/3648G09G3/3614G09G3/3677G09G2310/0218G09G2310/08G09G2340/16
    • A liquid crystal display includes a plurality of gate lines having odd-numbered gate lines and even-numbered gate lines, a plurality of source lines, a first gate driver which drives the odd-numbered gate lines, a second gate driver which drives the even-numbered gate lines and a driving controller which outputs an overdriven image signal in at least one driving period of a plurality of driving periods and outputs a normal image signal in remaining driving periods of the plurality of driving periods. The overdriven image signal is obtained by adding an overdrive voltage to the normal image signal, and the overdrive voltage is set according to a level of the normal image signal.
    • 液晶显示器包括具有奇数栅极线和偶数栅极线的多条栅极线,多条源极线,驱动奇数栅极线的第一栅极驱动器,驱动奇数栅极线的第二栅极驱动器 并且驱动控制器在多个驱动周期的至少一个驱动周期内输出过驱动图像信号,并且在多个驱动周期的剩余驱动周期中输出正常图像信号。 通过向正常图像信号添加过驱动电压来获得过驱动图像信号,并且根据正常图像信号的电平来设定过驱动电压。
    • 8. 发明授权
    • Delay locked-loop circuit and display apparatus
    • 延迟锁定环电路和显示设备
    • US08816733B2
    • 2014-08-26
    • US12379727
    • 2009-02-27
    • Hiroshi MizuhashiMichiru SendaGen Koide
    • Hiroshi MizuhashiMichiru SendaGen Koide
    • H03L7/06H03L7/081H03L7/093
    • H03L7/0814H03L7/0818H03L7/093
    • A delay locked-loop circuit includes: a phase comparator detecting a phase difference between an external clock and an internal clock; an up/down counter controlling a delay time in accordance with an output signal from the phase comparator; and a delay line including plural unit delay circuits corresponding to plural bits of a signal output from the up/down counter in order to control the delay of the external clock to conform the external clock to the internal clock, and in which the unit delay circuits controlled by the output from a same bit in the output from the up/down counter are not connected adjacently to each other in the connection of the plural unit delay circuits in series.
    • 延迟锁定环电路包括:检测外部时钟和内部时钟之间的相位差的相位比较器; 上/下计数器根据来自相位比较器的输出信号控制延迟时间; 以及延迟线,包括对应于从上/下计数器输出的信号的多个比特的多个单位延迟电路,以便控制外部时钟的延迟以使外部时钟符合内部时钟,并且其中单位延迟电路 在多个单元延迟电路的串联连接中,来自上/下计数器的输出中的同一位的输出控制不相互连接。