专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4907194A String comparator for searching for reference character string of arbitrary length 失效
标题翻译：用于搜索任意长度的参考字符串的字符串比较器
公开(公告)号：US4907194A
公开(公告)日：1990-03-06
申请号：US811073
申请日：1985-12-19
申请人： Hachiro Yamada , Kousuke Takahashi
发明人： Hachiro Yamada , Kousuke Takahashi
IPC分类号： G06F7/02 , G06F17/30
CPC分类号： G06F17/30985 , G06F7/02
摘要： A string comparator is provided for searching the address of a stored string having substantially the same content as that of an input reference string. This comparator comprises a memory including a number of memory cells arranged in a matrix form having a plurality of rows and a plurality of columns. Each string is stored in the memory in such a manner that the row position of each of the memory cells corresponds to the content of a stored string and the column position of each of the memory cells corresponds to the address of the stored string. A row selector is coupled to the memory for selecting one row of the memory cell matrix corresponding to the content of the input reference string to be compared, so that the content of the memory cells belonging to the row selected by the row selector is read out.
摘要翻译：提供串比较器，用于搜索与输入参考串的内容基本相同内容的存储串的地址。该比较器包括存储器，该存储器包括以具有多行和多列的矩阵形式布置的多个存储单元。每个字符串以这样的方式存储在存储器中，使得每个存储单元的行位置对应于存储的字符串的内容，并且每个存储单元的列位置对应于存储的字符串的地址。行选择器被耦合到存储器，用于选择与要比较的输入参考串的内容相对应的存储单元矩阵的一行，使得属于由行选择器选择的行的存储单元的内容被读出。

2. 发明授权

US4755974A Content-addressable memory 失效
标题翻译：内容可寻址内存
公开(公告)号：US4755974A
公开(公告)日：1988-07-05
申请号：US793388
申请日：1985-10-31
申请人： Hachiro Yamada , Kousuke Takahashi
发明人： Hachiro Yamada , Kousuke Takahashi
IPC分类号： G11C15/00 , G06F17/30 , G11C15/04 , G11C13/00
CPC分类号： G06F17/30979 , G06F17/30982 , G11C15/04
摘要： A content-addressable memory device for searching the address of an input data is disclosed.The content-addressable memory device comprises:memory means including a matrix of memory cells including a plurality of pairs of columns, the row position of each of the memory cells corresponding to the content of the data, the position of each of the pairs of columns corresponding to the address, the first column of each pair of columns being for storing the data at the exact address and the second column of each pair of columns being for storing the data close to the data stored in the first column of the same pair of columns;row selecting means coupled to said memory means and for selecting a row of the memory cell matrix of said memory means corresponding to the input data to be searched.The content-addressable memory device may further comprise:column selecting means for, in response to an input data to be stored in an input address, selecting a pair of columns of the matrix of said memory means corresponding to said input address; anddata writing means for writing the input data to be stored in the first column of the pair of columns of said matrix selected by the column selecting means and the data associated to said input data in the second column of the pair of columns selected by the column selecting means,whereby it is possible to store data and it's associated data in the same address so as to carry out search of the associated data at high execution speed.
摘要翻译：公开了一种用于搜索输入数据的地址的内容寻址存储器件。内容寻址存储器件包括：存储器装置，包括包括多对列的存储器单元的矩阵，每个存储器单元的行位置对应于数据的内容，每对列的位置对应于地址，每对列的第一列用于在精确地址处存储数据，并且每对列的第二列用于存储接近存储在同一对的第一列中的数据的数据列; 行选择装置，其耦合到所述存储装置，并用于选择对应于要搜索的输入数据的所述存储装置的存储单元矩阵的行。内容可寻址存储装置还可以包括：列选择装置，用于响应于要存储在输入地址中的输入数据，选择对应于所述输入地址的所述存储装置的矩阵的一列; 以及数据写入装置，用于将要存储在由列选择装置选择的所述矩阵的列对的第一列中的输入数据和与由所述列选择装置选择的所述一对列中的所述输入数据相关联的数据写入列选择装置，从而可以将数据及其相关联的数据存储在相同的地址中，以便以高执行速度执行关联数据的搜索。

3. 发明授权

US4635226A Bloch line pair driving device capable of quickly driving each Bloch line pair at a low voltage 失效
标题翻译： Bloch线对驱动装置能够以低电压快速驱动每个Bloch线对
公开(公告)号：US4635226A
公开(公告)日：1987-01-06
申请号：US607471
申请日：1984-05-07
申请人： Kousuke Takahashi , Hachiro Yamada
发明人： Kousuke Takahashi , Hachiro Yamada
IPC分类号： G11C19/08
CPC分类号： G11C19/0841 , G11C19/085
摘要： In a Bloch line pair driving device comprising an inductor circuit which has first and second ends and which generates a magnetic field in a predetermined direction to drive each Bloch line pair transversely of the predetermined direction, a first switch is connected to the second end and is put in an on state to gradually increase an electric current flowing from a first voltage source through the inductor circuit in a preselected sense. Gradual growth of the magnetic field results from the gradual increase of the electric current and keeps each Bloch line pair stable at each position. A current path circuit is connected to the second end along with a second voltage source providing a second voltage different from the first voltage, and is put in an active state during an off state of the first switch. The active state of the current path circuit brings about a quick decrease of the magnetic field to propagate each Bloch line pair from each position. A second switch may be connected between the first end and the first voltage source to expedite the quick decrease of the magnetic field. An additional electric current may be caused to flow through the inductor circuit in a sense opposite to the preselected sense through third and fourth switches which are connected to the first and the second ends, respectively. An additional current path circuit is connected between the first end and the second voltage source to be put in an active state during an off state of each of the third and the fourth switches.
摘要翻译：在布洛赫线对驱动装置中，包括具有第一端和第二端并且沿预定方向产生磁场的电感器电路，以驱动每个布洛赫线对横向于预定方向，第一开关连接到第二端，并且是处于导通状态，以预选的方式逐渐增加从第一电压源流过电感器电路的电流。磁场的逐渐增长是由电流的逐渐增加引起的，并使每个布洛赫线对在每个位置都保持稳定。电流路径电路与提供不同于第一电压的第二电压的第二电压源连接到第二端，并且在第一开关的断开状态期间被置于活动状态。电流路径电路的激活状态导致磁场的快速降低，以从每个位置传播每个Bloch线对。第二开关可以连接在第一端和第一电压源之间，以加速磁场的快速减小。可以通过分别连接到第一端和第二端的第三和第四开关，在与预选的意义相反的意义上，使额外的电流流过电感器电路。在第一和第二电压源之间连接一个附加的电流路径电路，以在第三和第四开关中的每一个的断开状态期间处于活动状态。

4. 发明授权

US07023406B1 Method and apparatus for enhancing peak luminance on plasma display panel 失效
标题翻译：用于提高等离子体显示面板上的峰值亮度的方法和装置
公开(公告)号：US07023406B1
公开(公告)日：2006-04-04
申请号：US09567344
申请日：2000-05-09
申请人： Keiji Nunomura , Yoshio Sano , Toshiyuki Akiyama , Hachiro Yamada
发明人： Keiji Nunomura , Yoshio Sano , Toshiyuki Akiyama , Hachiro Yamada
IPC分类号： G09G3/28
CPC分类号： G09G3/2944 , G09G3/2022 , G09G2320/0233 , G09G2330/021 , G09G2360/16
摘要： To provide a plasma display device which implements a peak luminance higher than prior art, reduces the power dissipation, improves the smoothness of gradation display, and conducts clear display suitable especially for TV display. By setting a plurality of APL levels according to the average value of the scene brightness, and by shortening a sustaining pulse period and increasing the number of sustaining pulses of each sub-field in APL levels having small APL, the peak luminance is raised. Further, by making the sustaining pulse period long in APL levels having large APL requiring large discharge light emission power, the light emission efficiency is improved and the maximum power dissipation is reduced. The luminance distribution in the scene when the APL level is small is detected. On the basis of that information, setting of the number of sustaining pulses and the sustaining pulse period is changed in the same APL level. As a result, the peak luminance is increased, and the gradation smoothness in the dark scene is improved.
摘要翻译：为了提供实现比现有技术更高的峰值亮度的等离子体显示装置，降低了功率消耗，提高了灰度显示的平滑度，并且进行了特别适用于电视显示的清晰显示。通过根据场景亮度的平均值设置多个APL电平，并且通过缩短维持脉冲周期并增加具有小APL的APL电平中的每个子场的维持脉冲数，峰值亮度升高。此外，通过使需要大放电发光功率的APL大的APL电平的持续脉冲期间长，能够提高发光效率，降低最大功耗。检测到当APL电平小时场景中的亮度分布。基于该信息，维持脉冲数和持续脉冲周期的设定在相同的APL电平中变化。结果，峰值亮度增加，并且暗场景中的灰度平滑度得到改善。

5. 发明授权

US5175860A System string search system using matrix memory?comparator with columns simultaneously comparing with symbols of string supplied in parallel from a column of input shift registers 失效
标题翻译：使用矩阵存储器的系统字符串搜索系统？比较器与列同时与输入移位寄存器列并行提供的字符串的符号进行比较
公开(公告)号：US5175860A
公开(公告)日：1992-12-29
申请号：US397029
申请日：1989-08-22
申请人： Hachiro Yamada
发明人： Hachiro Yamada
IPC分类号： G06F17/30 , G06F7/02
CPC分类号： G06F7/02 , Y10S707/99933
摘要： A symbol string collating apparatus includes a memory unit, a shift register, a collating unit, and an encoder. The memory unit includes memory circuits arranged in a matrix, stores a series of variable-length reference data with reference to a lower bit position of each column of the memory circuits, and stores specific data not including the reference data in a remaining portion. The shift register has the number of stages equal to the number of rows of the matrix and stores variable-length reference data to be collated which is externally input in series to the shift register in units of symbols. The collating unit collates the reference data stored in the shift register with the reference data stored in each column of the memory unit in units of bits. The encoder generates an output signal when at least a part of the reference data coincides with the reference data as a result of collating by the collating unit.
摘要翻译：符号串对照装置包括存储单元，移位寄存器，对照单元和编码器。存储单元包括以矩阵形式布置的存储器电路，参考存储器电路的每列的较低位位置存储一系列可变长度参考数据，并将不包括参考数据的特定数据存储在剩余部分中。移位寄存器具有与矩阵的行数相等的级数，并且存储要对准的可变长度参考数据，其以符号为单位串行输入到移位寄存器。对照单元将存储在移位寄存器中的参考数据与存储在存储器单元的每列中的参考数据以位为单位进行比较。当由对照单元对照的结果，当至少一部分参考数据与参考数据一致时，编码器产生输出信号。

6. 发明授权

US06340961B1 Method and apparatus for displaying moving images while correcting false moving image contours 失效
标题翻译：用于在校正假运动图像轮廓的同时显示运动图像的方法和装置
公开(公告)号：US06340961B1
公开(公告)日：2002-01-22
申请号：US09173001
申请日：1998-10-15
申请人： Akira Tanaka , Takuya Watanabe , Hachiro Yamada
发明人： Akira Tanaka , Takuya Watanabe , Hachiro Yamada
IPC分类号： G06F1500
CPC分类号： G09G3/2033 , G09G3/296 , G09G2310/0286 , G09G2320/0261 , G09G2320/0266 , G09G2320/0285 , G09G2340/16
摘要： When gradation data of a present frame is corrected in combination with gradation data of a preceding frame for each display pixel, the level of correction is controlled according to a predetermined dispersion pattern corresponding to a matrix of pixels on a plasma display panel. The display pixels where the gradation level varies in the same way are not corrected uniformly, but some are excessively corrected and some are uncorrected such that they are mixed in a two-dimensional pattern. Moving images displayed on the plasma display panel with gradations expressed according to the subfield process for pixels are prevented from suffering false moving image contours.
摘要翻译：当与每个显示像素的前一帧的灰度数据组合校正当前帧的灰度数据时，根据与等离子体显示面板上的像素矩阵相对应的预定色散模式来控制校正电平。灰度级以相同的方式变化的显示像素未被均匀地校正，但是一些被过度校正，并且一些未被校正，使得它们以二维图案混合。显示在等离子体显示面板上的运动图像，其具有根据像素的子场处理表示的灰度被防止遭受假运动图像轮廓。

7. 发明授权

US06323880B1 Gray scale expression method and gray scale display device 失效
标题翻译：灰度表达法和灰度显示装置
公开(公告)号：US06323880B1
公开(公告)日：2001-11-27
申请号：US08936801
申请日：1997-09-24
申请人： Hachiro Yamada
发明人： Hachiro Yamada
IPC分类号： G09G510
CPC分类号： G09G3/2033 , G09G3/2029 , G09G3/204 , G09G3/2927 , G09G2300/0426 , G09G2320/0261 , G09G2320/0266 , G09G2320/0276 , G09G2320/0285
摘要： In order to restrict a degradation of image quality due to fake contours of moving images, gray scale is displayed by dividing one field period into sub-fields and combining the sub-fields including a plurality of sub-fields weighted such that a light intensity of a certain one of the plurality of the sub-fields is smaller than two times a light intensity of a lower sub-field adjacent to the certain sub-field and larger than the light intensity of the lower sub-field. Further, a light intensity information code converter circuit responsive to binary numbers expressing weights of light intensities of the plurality of the sub-fields for outputting a light intensity information expressing weights in a range satisfying a condition that a light intensity of a certain one of the plurality of the sub-fields is smaller than two times a light intensity of a lower sub-field adjacent to the certain sub-field and larger than the light intensity of the lower sub-field.
摘要翻译：为了限制由于运动图像的假轮廓引起的图像质量的劣化，通过将一个场周期划分为子场来显示灰度级，并且组合包括加权的多个子场的子场，使得多个子场中的某个子场小于与该子场相邻的较低子场的光强度的两倍，并且大于下部子场的光强度。此外，光强度信息代码转换器电路响应于表示所述多个子场的光强度的权重的二进制数，用于输出表示在满足条件中的某一个的光强度的条件下的权重的光强度信息多个子场小于与特定子场相邻的较低子场的光强度的两倍，并且大于下部子场的光强度。

8. 发明授权

US06275203B1 Plasma display panel with a structure capable of reducing various noises 失效
标题翻译：具有能够减少各种噪声的结构的等离子体显示面板
公开(公告)号：US06275203B1
公开(公告)日：2001-08-14
申请号：US09116128
申请日：1998-07-15
申请人： Hachiro Yamada
发明人： Hachiro Yamada
IPC分类号： G09G328
CPC分类号： G09G3/296 , G09G3/294 , G09G2310/0218 , G09G2330/06
摘要： The present invention relates to a plasma display panel of the surface discharge type and the AC type. In the plasma display panel of the present invention, scanning pulses are successively applied to a large number of scanning electrodes while data pulses are successively applied to a large number of data electrodes to write wall charge which corresponds to an image into pixels. Then, sustain pulses whose feeding directions are reversed between a first condition and a second condition which occur alternately are fed between the scanning electrodes and sustain electrodes so that discharge occurs at the positions of the pixels in which the wall charge is written to cause a phosphor to emit light to display the image. Since, when the surface discharge electrodes of a predetermined number of one or more rows arranged successively in the column direction are defined as a set, the feeding directions and the positive and negative polarities of the sustain pulses are made opposite between the surface discharge electrodes of odd-numbered sets and even-numbered sets, magnetic noises and electric field noises generated by feeding of the sustain pulses of a high voltage cancel each other, and consequently, such noises can be reduced.
摘要翻译：本发明涉及一种表面放电型和AC型等离子显示面板。在本发明的等离子体显示面板中，扫描脉冲被连续地施加到大量的扫描电极，同时数据脉冲被连续施加到大量的数据电极上，以将对应于图像的壁电荷写入像素。然后，在扫描电极和维持电极之间馈送在交替发生的第一条件和第二条件之间的供电方向相反的维持脉冲，使得在写入壁电荷的像素的位置处发生放电，从而引起荧光体发光以显示图像。由于当将在列方向上连续排列的预定数量的一行或多行的表面放电电极定义为一组时，维持脉冲的馈送方向和正极性和负极性在表面放电电极之间相反，奇数组和偶数组，通过馈送高电压的维持脉冲而产生的磁噪声和电场噪声彼此抵消，因此可以降低这种噪声。

9. 发明授权

US6045746A Method for producing resin article having undercut shape 失效
标题翻译：具有底切形状的树脂制品的制造方法
公开(公告)号：US6045746A
公开(公告)日：2000-04-04
申请号：US972571
申请日：1997-11-18
申请人： Shozo Komine , Yoshiki Nishigaki , Hachiro Yamada
发明人： Shozo Komine , Yoshiki Nishigaki , Hachiro Yamada
IPC分类号： A61F6/04 , B29B11/06 , B29B13/02 , B29C35/02 , B29C45/00 , B29C49/00 , B29C49/06 , B29C49/12 , B29C49/54 , B29C51/02 , B29C51/04 , B29C51/08 , B29C51/10 , B29C51/34 , B29C51/42 , B29C71/00 , B29C71/02 , B29K21/00 , B29L31/48
CPC分类号： B29C51/34 , A61F6/04 , B29B11/06 , B29B13/023 , B29C49/0005 , B29C49/54 , B29C51/04 , B29C51/08 , B29C51/10 , B29C71/0063 , B29B2911/14593 , B29B2911/14906 , B29C2035/0283 , B29C45/00 , B29C49/06 , B29C49/12 , B29C51/02 , B29C71/02 , B29K2019/00 , B29K2033/12 , B29K2075/00 , B29K2995/0041 , B29L2031/716 , B29L2031/7472 , B29L2031/7538
摘要： A resin molded article having a highly expanded undercut shape and a uniform wall thickness distribution is produced with good productivity by forming a parison as an intermediate molded article by injection molding a thermoplastic resin, expanding said parison in open molds prior to blow molding of the parison in the final shape, then closing the molds, and blow molding said parison in the closed molds to form the final shape of the article.
摘要翻译：通过注塑成型热塑性树脂，通过形成型坯作为中间成形体，以良好的生产率制造具有高度膨胀的底切形状和均匀的壁厚分布的树脂模塑制品，在型坯吹塑之前在开模中膨胀所述型坯在最终形状中，然后关闭模具，并在所述封闭模具中吹塑所述型坯以形成所述制品的最终形状。

10. 发明授权

US5455784A Associative memory device with small memory cells selectively storing data bits and don't care bits 失效
标题翻译：具有小存储器单元的关联存储器件选择性地存储数据位并且不关心位
公开(公告)号：US5455784A
公开(公告)日：1995-10-03
申请号：US288190
申请日：1994-08-09
申请人： Hachiro Yamada
发明人： Hachiro Yamada
IPC分类号： G11C15/04 , G11C15/00
CPC分类号： G11C15/04 , G11C15/046
摘要： An associative memory cell is implemented by a series combination of two electrically erasable and programmable read only memory transistors inserted in a potential line and complementarily driven by two data lines for making one of the two electrically erasable and programmable read only memory transistors conductive depending upon the logic level of a registration data bit, and the two data lines make both of the two electrically erasable and programmable read only memory transistors conductive for storing a don't-care bit, thereby decreasing the occupation area assigned to the associative memory cell without sacrifice of usability in the associative operation.
摘要翻译：一个联想存储器单元由两个电可擦除和可编程只读存储晶体管的串联组合来实现，这两个电可擦除和可编程只读存储晶体管插入电位线，并由两个数据线互补驱动，以使两个电可擦除和可编程只读存储晶体管中的一个导体依赖于注册数据位的逻辑电平，并且两个数据线使两个电可擦除和可编程只读存储晶体管都导通，用于存储不需要的位，从而减少分配给关联存储器单元而不牺牲的占用面积在联想操作中的可用性。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式