会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Graphics processor with arithmetic and elementary function units
    • 具有算术和基本功能单元的图形处理器
    • US08884972B2
    • 2014-11-11
    • US11441696
    • 2006-05-25
    • Yun DuGuofang JiaoChun YuAlexei V. Bourd
    • Yun DuGuofang JiaoChun YuAlexei V. Bourd
    • G06F15/16G06F15/00G06T1/00G06F9/38G06F9/30
    • G06T1/20G06F9/30167G06F9/383G06F9/3851G06F9/3885
    • A graphics processor capable of efficiently performing arithmetic operations and computing elementary functions is described. The graphics processor has at least one arithmetic logic unit (ALU) that can perform arithmetic operations and at least one elementary function unit that can compute elementary functions. The ALU(s) and elementary function unit(s) may be arranged such that they can operate in parallel to improve throughput. The graphics processor may also include fewer elementary function units than ALUs, e.g., four ALUs and a single elementary function unit. The four ALUs may perform an arithmetic operation on (1) four components of an attribute for one pixel or (2) one component of an attribute for four pixels. The single elementary function unit may operate on one component of one pixel at a time. The use of a single elementary function unit may reduce cost while still providing good performance.
    • 描述能够有效执行算术运算和计算基本功能的图形处理器。 图形处理器具有至少一个可执行算术运算的算术逻辑单元(ALU)和至少一个可以计算基本功能的基本功能单元。 ALU和基本功能单元可以被布置成使得它们可以并行操作以提高吞吐量。 图形处理器还可以包括比ALU更少的基本功能单元,例如四个ALU和单个基本功能单元。 四个ALU可以对(1)四个像素的属性的四个分量或(2)四个像素的属性的一个分量执行算术运算。 单个基本功能单元可以一次操作一个像素的一个分量。 使用单个基本功能单元可以降低成本,同时仍然提供良好的性能。
    • 4. 发明申请
    • Graphics processor with arithmetic and elementary function units
    • 具有算术和基本功能单元的图形处理器
    • US20070273698A1
    • 2007-11-29
    • US11441696
    • 2006-05-25
    • Yun DuGuofang JiaoChun YuAlexei V. Bourd
    • Yun DuGuofang JiaoChun YuAlexei V. Bourd
    • G06T1/00
    • G06T1/20G06F9/30167G06F9/383G06F9/3851G06F9/3885
    • A graphics processor capable of efficiently performing arithmetic operations and computing elementary functions is described. The graphics processor has at least one arithmetic logic unit (ALU) that can perform arithmetic operations and at least one elementary function unit that can compute elementary functions. The ALU(s) and elementary function unit(s) may be arranged such that they can operate in parallel to improve throughput. The graphics processor may also include fewer elementary function units than ALUs, e.g., four ALUs and a single elementary function unit. The four ALUs may perform an arithmetic operation on (1) four components of an attribute for one pixel or (2) one component of an attribute for four pixels. The single elementary function unit may operate on one component of one pixel at a time. The use of a single elementary function unit may reduce cost while still providing good performance.
    • 描述能够有效执行算术运算和计算基本功能的图形处理器。 图形处理器具有至少一个可执行算术运算的算术逻辑单元(ALU)和至少一个可以计算基本功能的基本功能单元。 ALU和基本功能单元可以被布置成使得它们可以并行操作以提高吞吐量。 图形处理器还可以包括比ALU更少的基本功能单元,例如四个ALU和单个基本功能单元。 四个ALU可以对(1)四个像素的属性的四个分量或(2)四个像素的属性的一个分量执行算术运算。 单个基本功能单元可以一次操作一个像素的一个分量。 使用单个基本功能单元可以降低成本,同时仍然提供良好的性能。
    • 7. 发明授权
    • Discarding of vertex points during two-dimensional graphics rendering using three-dimensional graphics hardware
    • 使用三维图形硬件在二维图形渲染期间舍弃顶点
    • US08269775B2
    • 2012-09-18
    • US12331273
    • 2008-12-09
    • Alexei V. BourdGuofang JiaoJay C. Yun
    • Alexei V. BourdGuofang JiaoJay C. Yun
    • G06T11/20
    • G06T11/203
    • This disclosure describes techniques for removing vertex points during two-dimensional (2D) graphics rendering using three-dimensional (3D) graphics hardware. In accordance with the described techniques one or more vertex points may be removed during 2D graphics rendering using 3D graphics hardware. For example, the techniques may remove redundant vertex points in the display coordinate space by discarding vertex points that have the substantially same positional coordinates in the display coordinate space as a previous vertex point. Alternatively or additionally, the techniques may remove excess vertex points that lie in a straight line. Removing the redundant vertex points or vertex points that lie in a straight line allow for more efficient utilization of the hardware resources of the GPU and increase the speed at which the GPU renders the image for display.
    • 本公开描述了使用三维(3D)图形硬件在二维(2D)图形渲染期间去除顶点的技术。 根据描述的技术,可以使用3D图形硬件在2D图形渲染期间移除一个或多个顶点。 例如,这些技术可以通过丢弃在显示坐标空间中具有与先前顶点相同的位置坐标的顶点来去除显示坐标空间中的冗余顶点。 或者或另外,这些技术可以去除位于直线上的多余顶点。 去除位于直线上的冗余顶点或顶点可以更有效地利用GPU的硬件资源,并提高GPU渲染图像以进行显示的速度。
    • 8. 发明申请
    • OUT-OF-ORDER COMMAND EXECUTION
    • 不合格的命令执行
    • US20120017069A1
    • 2012-01-19
    • US12837600
    • 2010-07-16
    • Alexei V. BourdGuofang Jiao
    • Alexei V. BourdGuofang Jiao
    • G06F9/30
    • G06F9/3838G06F9/3885G06T1/20
    • Techniques are described for reordering commands to improve the speed at which at least one command stream may execute. Prior to distributing commands in the at least one command stream to multiple pipelines, a multimedia processor analyzes any inter-pipeline dependencies and determines the current execution state of the pipelines. The processor may, based on this information, reorder the at least one command stream by prioritizing commands that lack any current dependencies and therefore may be executed immediately by the appropriate pipeline. Such out of order execution of commands in the at least one command stream may increase the throughput of the multimedia processor by increasing the rate at which the command stream is executed.
    • 描述了用于重新排序命令以提高至少一个命令流可以执行的速度的技术。 在将至少一个命令流中的命令分配到多个管线之前,多媒体处理器分析任何流水线间依赖性并确定管道的当前执行状态。 基于该信息,处理器可以通过对缺少任何当前依赖性的命令进行优先级排序来重新排序至少一个命令流,因此可以由适当的管道立即执行。 在至少一个命令流中命令执行的这种不正常执行可以通过增加命令流被执行的速率来增加多媒体处理器的吞吐量。
    • 10. 发明申请
    • PIXEL CACHE FOR 3D GRAPHICS CIRCUITRY
    • 用于3D图形电路的PIXEL CACHE
    • US20080111825A1
    • 2008-05-15
    • US11621052
    • 2007-01-08
    • William TorzewskiChun YuAlexei V. Bourd
    • William TorzewskiChun YuAlexei V. Bourd
    • G09G5/36
    • G06T1/60G06F12/0875G06F12/127
    • Apparatus are provided including device memory, hardware entities, a sub-image cell value cache, and a cache write operator. At least some of the hardware entities perform actions involving access to and use of the device memory. The hardware entities include 3D graphics circuitry to process, for ready display, 3D images from primitive objects. The cache is separate from the device memory, and is provided to hold data, including buffered sub-image cell values. The cache is connected to the 3D graphics circuitry so that pixel processing portions of the 3D graphics circuitry access the buffered sub-image cell values in the cache, in lieu of the pixel processing portions directly accessing the sub-image cell values in the device memory. The write operator writes the buffered sub-image cell values to the device memory under direction of a priority scheme. The priority scheme preserves in the cache border cell values bordering one or more primitive objects.
    • 提供了包括设备存储器,硬件实体,子图像单元值高速缓存和高速缓存写入操作符的装置。 至少一些硬件实体执行涉及对设备存储器的访问和使用的动作。 硬件实体包括用于处理来自原始对象的3D图像的3D图形电路,用于准备显示。 高速缓存与设备存储器分离,并被提供以保存数据,包括缓冲的子图像单元值。 高速缓存连接到3D图形电路,使得3D图形电路的像素处理部分访问高速缓存中缓冲的子图像单元值,代替直接访问设备存储器中的子图像单元值的像素处理部分 。 写操作符将缓冲的子图像单元格值在优先级方案的方向下写入设备存储器。 优先级方案保留在与一个或多个原始对象相邻的缓存边界单元格值中。