专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06336184B1 Method and apparatus for performing a trap operation in an information handling system 有权
标题翻译：在信息处理系统中执行陷阱操作的方法和装置
公开(公告)号：US06336184B1
公开(公告)日：2002-01-01
申请号：US09134010
申请日：1998-08-14
申请人： Gregory A. Burke , Greg A. Dyck , David E. Lee , Brian B. Moore , Steven J. Repka
发明人： Gregory A. Burke , Greg A. Dyck , David E. Lee , Brian B. Moore , Steven J. Repka
IPC分类号： G06F948
CPC分类号： G06F9/3005 , G06F8/78
摘要： A central processing unit of an information handling system is provided with a Trap instruction to facilitate transfer of control from a user program to a trap program. A dispatchable unit control block (DUCT) of the CPU is loaded with the address of a trap control block, which in turn contains the addresses of a trap save area and a trap program. The user program is provided with Trap instructions at the desired transfer points. Upon decoding a Trap instruction in the user program, the CPU saves state information from the program status word (PSW), general registers and access registers in the designated trap save area, loads the address of the trap control block into a general register, and copies the address of the trap program into the instruction address field of the PSW to transfer control to the trap program. Upon completion of execution, the trap program may issue a Resume Program (RP) instruction to restore the previously saved state information to return control to the user program.
摘要翻译：信息处理系统的中央处理单元设置有Trap指令，以便于将控制从用户程序传送到陷阱程序。 CPU的可调度单元控制块（DUCT）装载有陷阱控制块的地址，该地址又包含陷阱保存区域的地址和陷阱程序。用户程序在所需的传输点提供陷阱指令。在解码用户程序中的Trap指令时，CPU从指定的陷阱保存区中的程序状态字（PSW），通用寄存器和访问寄存器中保存状态信息，将陷阱控制块的地址加载到通用寄存器中，将陷阱程序的地址复制到PSW的指令地址字段中，以将控制传输到陷阱程序。完成执行后，陷阱程序可以发出恢复程序（RP）指令以恢复先前保存的状态信息，以将控制权返回给用户程序。

2. 发明授权

US08522082B1 Method and apparatus for identifying remediation failures in year-2000 remediation programs 失效
标题翻译： 2000年修复计划中确定修复失败的方法和设备
公开(公告)号：US08522082B1
公开(公告)日：2013-08-27
申请号：US09561273
申请日：2000-04-28
申请人： Brian B. Moore , Gregory A. Burke , David E. Lee
发明人： Brian B. Moore , Gregory A. Burke , David E. Lee
IPC分类号： G06F11/00
CPC分类号： G06F11/3636 , G06F8/78 , G06F11/0751 , G06F11/366
摘要： Object-code instruction traces are employed to analyze selected instructions of a year-2000 (Y2K) remediated application program for possible remediation failure when confronted by a year-2000 date. The analysis includes directly identifying one or more instructions of the remediated application program that may fail. A remediation-failure-pattern descriptor is assigned to each examined instruction which is indicative of whether the remediated instruction may fail when confronted by a date in the year-2000 range. The analysis employs user-specifiable run-control values, as well as predetermined filter-specification values in comparing traces of each selected object-code instruction to predefined remediation-failure patterns.
摘要翻译：采用对象代码指令跟踪来分析2000年（2000年）（2000年）修复的应用程序的选定指令，以便在2000年以前的时间内可能的修复失败。分析包括直接识别可能失败的补救应用程序的一个或多个指令。修复失败模式描述符被分配给每个被检查的指令，其指示在2000年范围内的日期当中是否修复的指令是否可能失败。该分析采用用户可指定的运行控制值，以及将每个选定的目标代码指令的跟踪与预定义的修复故障模式进行比较的预定过滤器规范值。

3. 发明授权

US06708180B1 Method and apparatus for runtime remediation of object-code instructions in a computer program 有权
标题翻译：计算机程序中对象代码指令运行时修复的方法和装置
公开(公告)号：US06708180B1
公开(公告)日：2004-03-16
申请号：US09133878
申请日：1998-08-14
申请人： Greg A. Dyck , Brian B. Moore
发明人： Greg A. Dyck , Brian B. Moore
IPC分类号： G06F1730
CPC分类号： G06F8/78 , Y10S707/955 , Y10S707/99944
摘要： A method and apparatus for runtime remediation of object-code instructions (such as date instructions that are not year 2000 compliant) in a computer program. Before runtime, a setup function of a program monitor locates each instruction to be remediated in a load module of a user program and overlays the instruction with a trap instruction. The address of the overlaid instruction is stored in a scan slot of a window control table (WCT). The text of the overlaid instruction is stored in a corresponding operand slot of the WCT along with control information including a set of flags and windowing and cycling parameters. At runtime, upon decoding a trap instruction, the CPU transfers control to an instruction simulation function of the program monitor, which searches the scan slots of the WCT for the one containing the address of the overlaid instruction. Upon finding the scan slot, the instruction simulation function performs an instruction simulation operation in accordance with the control information in the corresponding operand slot, then returns control to the user program. If an execute flag is not set, the instruction simulation function invokes a specified user routine without executing the overlaid instruction. If the execute flag is set, the instruction simulation function executes the overlaid instruction in a mode of operation determined by the remaining flags. In a windowing mode, one or both instruction operands are compared with a specified delimiter, and the instruction is executed as though a specified increment were added to the operand before performing the operation of the instruction if the operand is less than the delimiter. In a cycling mode, a specified increment is added to the result the instruction would otherwise produce if that result is less than zero.
摘要翻译：一种用于在计算机程序中运行时修复目标代码指令（例如不符合2000年的日期指令）的方法和装置。在运行之前，程序监视器的设置功能定位要在用户程序的加载模块中修复的每个指令，并用陷阱指令覆盖指令。重叠指令的地址存储在窗口控制表（WCT）的扫描槽中。覆盖指令的文本被存储在WCT的对应操作数时隙中，以及包括一组标志和开窗和循环参数的控制信息。在运行时，在解码陷阱指令时，CPU将控制转移到程序监视器的指令仿真功能，程序监视器在WCT的扫描槽中搜索包含重叠指令地址的扫描槽。在找到扫描槽时，指令仿真功能根据相应的操作数时隙中的控制信息执行指令模拟操作，然后将控制权返回给用户程序。如果未设置执行标志，则指令仿真功能调用指定的用户程序，而不执行重叠指令。如果设置了执行标志，则指令模拟功能以由剩余标志确定的操作模式执行重叠指令。在开窗模式下，将一个或两个指令操作数与指定的分隔符进行比较，并且如果操作数小于分隔符，则在执行指令操作之前，将指令执行为执行指定的增量。在循环模式中，如果该结果小于零，则指令将被添加到结果中。

4. 发明授权

US5561809A In a multiprocessing system having a coupling facility, communicating messages between the processors and the coupling facility in either a synchronous operation or an asynchronous operation 失效
标题翻译：在具有耦合设施的多处理系统中，在同步操作或异步操作中，在处理器和耦合设施之间传送消息
公开(公告)号：US5561809A
公开(公告)日：1996-10-01
申请号：US420893
申请日：1995-04-11
申请人： David A. Elko , Audrey A. Helffrich , John F. Isenberg, Jr. , Brian B. Moore , Jeffrey M. Nick , Michael D. Swanson , Joseph A. Williams
发明人： David A. Elko , Audrey A. Helffrich , John F. Isenberg, Jr. , Brian B. Moore , Jeffrey M. Nick , Michael D. Swanson , Joseph A. Williams
IPC分类号： G06F13/00 , G06F13/12 , G06F15/17 , G06F15/173 , G06F15/00
CPC分类号： G06F15/17375 , G06F13/122 , G06F15/17
摘要： A mechanism for communicating messages, each including a command and a response, in a network having central processing complexes (CPCs) and one or more coupling facilities. Each coupling facility has a central processor for executing instructions and a main storage. Messages are sent from a message control block in the main storage of the CPC sending the message, and the response to the message is received in a message response block of the CPC without an interrupt to the program being executed by the central processor of the CPC. Each message from a CPC to the coupling facility may include a command and an indicator bit which instructs the coupling facility to execute the command either in synchronism with or asynchronously to the execution of the sending processor. The coupling facility executes the command and returns a response which is received in a message response block of the main storage of the sending CPC without an interrupt to any program being executed by the central processor of that CPC.
摘要翻译：一种用于在具有中央处理复合体（CPC）和一个或多个耦合设施的网络中传送各自包括命令和响应的消息的机制。每个耦合设备具有用于执行指令和主存储器的中央处理器。消息从发送消息的CPC的主存储器中的消息控制块发送，并且在CPC的消息响应块中接收到对消息的响应，而没有中断由CPC的中央处理器执行的程序的中断。来自CPC到耦合设施的每个消息可以包括指令和指示符比特，其指示耦合设备与发送处理器的执行同步或异步地执行命令。耦合设备执行命令并返回在发送CPC的主存储器的消息响应块中接收的响应，而不会中断由该CPC的中央处理器执行的任何程序。

5. 发明授权

US5394554A Interdicting I/O and messaging operations from sending central processing complex to other central processing complexes and to I/O device in multi-system complex 失效
标题翻译：将I / O和消息操作从发送中央处理复合体到其他中央处理复合体以及多系统复杂的I / O设备
公开(公告)号：US5394554A
公开(公告)日：1995-02-28
申请号：US860489
申请日：1992-03-30
申请人： David A. Elko , John F. Isenberg, Jr. , Allan S. Meritt , Brian B. Moore , Jeffrey M. Nick , William C. Shepard , David H. Surman , Michael D. Swanson
发明人： David A. Elko , John F. Isenberg, Jr. , Allan S. Meritt , Brian B. Moore , Jeffrey M. Nick , William C. Shepard , David H. Surman , Michael D. Swanson
IPC分类号： G06F15/17 , G06F13/00
CPC分类号： G06F15/17
摘要： In a multi-system complex having central processing complexes (CPCs) and subsystems, a hardware facility for prompt interdicting I/O and message operations. A CPC or subsystem failure causes as interruption in the availability of the data bases to the attached network of terminals. Often such networks have thousands of terminals. Even a short loss of data is detrimental. Therefore the CPC or subsystem takeover must be accomplished as quickly as possible and the I/O attached to the failing CPC or subsystem must be interdicting to release it for use to the rest of the complex. The disclosed hardware facility provides a mechanism which is program initiated and controlled and which guarantees the prompt completion of the interdiction function.
摘要翻译：在具有中央处理复合体（CPC）和子系统的多系统复合体中，提供了一种硬件设施，用于迅速地阻止I / O和消息操作。 CPC或子系统故障导致连接的终端网络的数据库的可用性中断。通常这样的网络有数千个终端。即使是短暂的数据丢失也是有害的。因此，CPC或子系统的接管必须尽可能快地完成，并且连接失败的CPC或子系统的I / O必须被阻止，以将其释放以供其他复合体使用。所公开的硬件设施提供了一种程序启动和控制的机制，并且确保迅速完成拦截功能。

6. 发明授权

US07103754B2 Computer instructions for having extended signed displacement fields for finding instruction operands 有权
标题翻译：具有用于查找指令操作数的扩展的带符号位移字段的计算机指令
公开(公告)号：US07103754B2
公开(公告)日：2006-09-05
申请号：US10403417
申请日：2003-03-28
申请人： Mark A. Check , Brian B. Moore , Timothy J. Slegel
发明人： Mark A. Check , Brian B. Moore , Timothy J. Slegel
IPC分类号： G06F9/30
CPC分类号： G06F9/30145 , G06F9/30167
摘要： A computer architecture that provides the definition of a 20 bit signed displacement value used to form the operand storage address.
摘要翻译：提供用于形成操作数存储地址的20位有符号位移值的定义的计算机体系结构。

7. 发明授权

US06279127B1 System for predicting year-2000 instruction failures 失效
标题翻译：预测2000年教学失败的系统
公开(公告)号：US06279127B1
公开(公告)日：2001-08-21
申请号：US09136279
申请日：1998-08-20
申请人： Brian B. Moore
发明人： Brian B. Moore
IPC分类号： G06F1100
CPC分类号： G06F8/78 , Y10S707/99942
摘要： Object-code instruction traces are employed to analyze selected instructions of an application program for possible failure when confronted by a year-2000 date. The analysis includes directly identifying one or more instructions of the application program that may fail, as well as identifying whether the one or more instructions have a characteristic of a predefined false-positive failure pattern. A failure-pattern descriptor is assigned to each examined instruction which is indicative of whether the instruction may fail when confronted by a date in the year-2000 range, and whether the instruction is a possible false-positive failing instruction. The analysis employs user-specifiable run-control values, as well as predetermined filter-specification values in comparing traces of each selected object-code instruction to predefined instruction failure patterns.
摘要翻译：采用对象代码指令轨迹来分析应用程序的选择指令，以便在面对2000年的日期时可能发生故障。分析包括直接识别可能失败的应用程序的一个或多个指令，以及识别一个或多个指令是否具有预定义的假阳性故障模式的特性。分配给每个被检查指令的故障模式描述符，其指示当在2000年范围内的日期面临时该指令是否可能失败，以及该指令是否是可能的假正向失败指令。分析使用用户可指定的运行控制值以及将每个选定的目标代码指令的轨迹与预定义的指令故障模式进行比较的预定的滤波器规格值。

8. 发明授权

US5317739A Method and apparatus for coupling data processing systems 失效
标题翻译：耦合数据处理系统的方法和装置
公开(公告)号：US5317739A
公开(公告)日：1994-05-31
申请号：US860803
申请日：1992-03-30
申请人： David A. Elko , Jeffrey A. Frey , John F. Isenberg, Jr. , Jeffery M. Mick , Jimmy P. Strickland , Michael D. Swanson , Audrey A. Helffrich , Brian B. Moore
发明人： David A. Elko , Jeffrey A. Frey , John F. Isenberg, Jr. , Jeffery M. Mick , Jimmy P. Strickland , Michael D. Swanson , Audrey A. Helffrich , Brian B. Moore
IPC分类号： G06F12/00 , G06F9/46 , G06F9/52 , G06F15/17 , G06F15/16 , G06F13/00
CPC分类号： G06F9/542 , G06F9/546
摘要： A Structured External Storage (SES) device/processor is connected to two or more DP systems, thereby loosely coupling the systems. The SES is capable of holding data objects of two distinct types (List objects and Cache objects), and communicates commands and command responses with the systems using a message protocol. A support facility within a processor on which a system is executing receives status indications from the SES without interrupting mainline system execution. Within the SES, a serialization mechanism allows more than one command to execute in parallel without loss of data object integrity, or command consistency. A forward completion mechanism sends to systems early notification of completion of certain commands, without permitting results inconsistent with this notification to be obtained by the systems. And a restart mechanism permits interrupted commands to be restarted by the initiating system or, in certain cases, by another system.
摘要翻译：结构化外部存储（SES）设备/处理器连接到两个或更多个DP系统，从而松散地耦合系统。 SES能够保存两种不同类型的数据对象（List对象和Cache对象），并使用消息协议与系统通信命令和命令响应。在系统正在执行的处理器内的支持设施从SES接收状态指示，而不会中断主线系统的执行。在SES中，序列化机制允许多个命令并行执行，而不会丢失数据对象完整性或命令一致性。前向完成机制向系统提前通知某些命令的完成，而不允许系统获得与此通知不一致的结果。并且重新启动机制允许中断的命令由启动系统重新启动，或者在某些情况下由另一个系统重新启动。

9. 发明授权

US06253336B1 Predicting year-2000 instruction failures 失效
标题翻译：预测2000年的指导失败
公开(公告)号：US06253336B1
公开(公告)日：2001-06-26
申请号：US09137465
申请日：1998-08-20
申请人： Brian B. Moore
发明人： Brian B. Moore
IPC分类号： G06F1730
CPC分类号： G06F8/78 , Y10S707/99936
摘要： Object-code instruction traces are employed to analyze selected instructions of an application program for possible failure when confronted by a year-2000 date. The analysis includes directly identifying one or more instructions of the application program that may fail, as well as identifying whether the one or more instructions have a characteristic of a predefined false-positive failure pattern. A failure-pattern descriptor is assigned to each examined instruction which is indicative of whether the instruction may fail when confronted by a date in the year-2000 range, and whether the instruction is a possible false-positive failing instruction. The analysis employs user-specifiable run-control values, as well as predetermined filter-specification values in comparing traces of each selected object-code instruction to predefined instruction failure patterns.
摘要翻译：采用对象代码指令轨迹来分析应用程序的选择指令，以便在面对2000年的日期时可能发生故障。分析包括直接识别可能失败的应用程序的一个或多个指令，以及识别一个或多个指令是否具有预定义的假阳性故障模式的特性。分配给每个被检查指令的故障模式描述符，其指示当在2000年范围内的日期面临时该指令是否可能失败，以及该指令是否是可能的假正向失败指令。分析使用用户可指定的运行控制值以及将每个选定的目标代码指令的轨迹与预定义的指令故障模式进行比较的预定的滤波器规格值。

10. 发明授权

US6067544A Method for predicting year-2000 instruction failures 有权
标题翻译：预测2000年教学失败的方法
公开(公告)号：US6067544A
公开(公告)日：2000-05-23
申请号：US136833
申请日：1998-08-20
申请人： Brian B. Moore
发明人： Brian B. Moore
IPC分类号： G06F9/44 , G06F17/30
CPC分类号： G06F8/78 , Y10S707/99936
摘要： Object-code instruction traces are employed to analyze selected instructions of an application program for possible failure when confronted by a year-2000 date. The analysis includes directly identifying one or more instructions of the application program that may fail, as well as identifying whether the one or more instructions have a characteristic of a predefined false-positive failure pattern. A failure-pattern descriptor is assigned to each examined instruction which is indicative of whether the instruction may fail when confronted by a date in the year-2000 range, and whether the instruction is a possible false-positive failing instruction. The analysis employs user-specifiable run-control values, as well as predetermined filter-specification values in comparing traces of each selected object-code instruction to predefined instruction failure patterns.
摘要翻译：采用对象代码指令轨迹来分析应用程序的选择指令，以便在面对2000年的日期时可能发生故障。分析包括直接识别可能失败的应用程序的一个或多个指令，以及识别一个或多个指令是否具有预定义的假阳性故障模式的特性。分配给每个被检查指令的故障模式描述符，其指示当在2000年范围内的日期面临时该指令是否可能失败，以及该指令是否是可能的假正向失败指令。分析使用用户可指定的运行控制值以及将每个选定的目标代码指令的轨迹与预定义的指令故障模式进行比较的预定的滤波器规格值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式