会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Wide frequency range signal generator and method, and integrated circuit test system using same
    • 宽频率范围信号发生器及方法,集成电路测试系统采用相同方式
    • US07536618B2
    • 2009-05-19
    • US11442515
    • 2006-05-25
    • Greg RauschRob RabeJake Klier
    • Greg RauschRob RabeJake Klier
    • G01R31/28
    • G01R31/31922G06F1/08G11C29/56G11C29/56012H03K23/002
    • A signal generator produces an output clock signal by coupling an input clock signal through a plurality of divider circuits each of which is formed by a toggling flip-flop. The frequency of the output clock signal is adjusted by selecting the flip-flop to which the input clock signal is coupled. Retimer flip-flops may be coupled between adjacent flip-flips to resynchronize the signal being coupled through the flip-flops. Each of the retimer flip-flops receives a respective signal from the output of an upstream flip-flop at its data input, and it receives the input clock signal at its clock input. The flip-flop then applies the signal to a downstream flip-flop in synchronism with the input clock signal. The final two flip-flops through which the input signal is coupled may be preset to various states to set the phase of the output clock signal to one of four phases.
    • 信号发生器通过将输入时钟信号通过多个分频器电路产生输出时钟信号,每个分频器电路由触发触发器形成。 通过选择耦合输入时钟信号的触发器来调整输出时钟信号的频率。 重定时器触发器可以耦合在相邻的翻转翻转之间,以重新同步通过触发器耦合的信号。 每个重定时器触发器在其数据输入处从上游触发器的输出接收相应的信号,并且在其时钟输入端接收输入时钟信号。 然后触发器与输入时钟信号同步地将信号施加到下游触发器。 输入信号耦合的最后两个触发器可以预设为各种状态,以将输出时钟信号的相位设置为四相中的一个。
    • 2. 发明申请
    • Wide frequency range signal generator and method, and integrated circuit test system using same
    • 宽频率范围信号发生器及方法,集成电路测试系统采用相同方式
    • US20070300111A1
    • 2007-12-27
    • US11442515
    • 2006-05-25
    • Greg RauschRob RabeJake Klier
    • Greg RauschRob RabeJake Klier
    • G01R31/28
    • G01R31/31922G06F1/08G11C29/56G11C29/56012H03K23/002
    • A signal generator produces an output clock signal by coupling an input clock signal through a plurality of divider circuits each of which is formed by a toggling flip-flop. The frequency of the output clock signal is adjusted by selecting the flip-flop to which the input clock signal is coupled. Retimer flip-flops may be coupled between adjacent flip-flips to resynchronize the signal being coupled through the flip-flops. Each of the retimer flip-flops receives a respective signal from the output of an upstream flip-flop at its data input, and it receives the input clock signal at its clock input. The flip-flop then applies the signal to a downstream flip-flop in synchronism with the input clock signal. The final two flip-flops through which the input signal is coupled may be preset to various states to set the phase of the output clock signal to one of four phases.
    • 信号发生器通过将输入时钟信号通过多个分频器电路产生输出时钟信号,每个分频器电路由触发触发器形成。 通过选择耦合输入时钟信号的触发器来调整输出时钟信号的频率。 重定时器触发器可以耦合在相邻的翻转翻转之间,以重新同步通过触发器耦合的信号。 每个重定时器触发器在其数据输入处从上游触发器的输出接收相应的信号,并且在其时钟输入端接收输入时钟信号。 然后触发器与输入时钟信号同步地将信号施加到下游触发器。 输入信号耦合的最后两个触发器可以预设为各种状态,以将输出时钟信号的相位设置为四相中的一个。
    • 6. 发明授权
    • Distributed configuration storage
    • 分布式配置存储
    • US07370122B2
    • 2008-05-06
    • US11595058
    • 2006-11-09
    • James W. MeyerJake Klier
    • James W. MeyerJake Klier
    • G06F3/00G06F13/12
    • G06F17/5045
    • Systems and methods for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.
    • 提出了用于提供分布式配置存储的系统和方法。 配置存储器分为物理上位于使用配置存储的设备的每个设计部分中的分布式配置目标模块。 物理位于主机接口附近的分布式配置主模块通过分布式配置总线控制进出每个目标模块的访问。 分布式配置存储中每个存储阵列的创建可以使用将每个寄存器规范转换为硬件描述语言代码的脚本工具进行自动化。
    • 8. 发明申请
    • Distributed configuration storage
    • 分布式配置存储
    • US20070073913A1
    • 2007-03-29
    • US11595058
    • 2006-11-09
    • James MeyerJake Klier
    • James MeyerJake Klier
    • G06F3/00
    • G06F17/5045
    • Systems and methods for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.
    • 提出了用于提供分布式配置存储的系统和方法。 配置存储器分为物理上位于使用配置存储的设备的每个设计部分中的分布式配置目标模块。 物理位于主机接口附近的分布式配置主模块通过分布式配置总线控制进出每个目标模块的访问。 分布式配置存储中每个存储阵列的创建可以使用将每个寄存器规范转换为硬件描述语言代码的脚本工具进行自动化。