专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4322846A Self-evaluation system for determining the operational integrity of a data processing system 失效
标题翻译：用于确定数据处理系统的操作完整性的自我评估系统
公开(公告)号：US4322846A
公开(公告)日：1982-03-30
申请号：US140621
申请日：1980-04-15
申请人： Elmer W. Carroll , Virendra S. Negi , Arthur Peters
发明人： Elmer W. Carroll , Virendra S. Negi , Arthur Peters
IPC分类号： G06F11/22 , G06F11/273 , G06F11/32 , G06F11/00
CPC分类号： G06F11/2736 , G06F11/22 , G06F11/32
摘要： In a data processing system, a self-diagnosing system selectively initiates the operation of subprocessing units in the data processing system in a predetermined sequence to determine whether the subprocessing units are operating correctly. A control store stores a plurality of sequences of control data which are selectively accessed to control the operation of the subprocessing units to perform self-diagnosing error tests. A display unit displays an indication of which of the sequences of control data is currently controlling the operation of the subprocessing units in order to aid error diagnosis should an error be discovered during the operation of the self-diagnosing system.
摘要翻译：在数据处理系统中，自诊断系统以预定的顺序选择性地启动数据处理系统中的子处理单元的操作，以确定子处理单元是否正确地操作。控制存储器存储多个控制数据序列，其被选择性地访问以控制子处理单元的操作以执行自诊断错误测试。显示单元显示控制数据序列当前正在控制子处理单元的操作的指示，以便在自诊断系统的操作期间应该发现错误时帮助错误诊断。

2. 发明授权

US5379378A Data processing system having a bus command generated by one subsystem on behalf of another subsystem 失效
标题翻译：数据处理系统具有由一个子系统代表另一子系统产生的总线命令
公开(公告)号：US5379378A
公开(公告)日：1995-01-03
申请号：US773752
申请日：1991-10-10
申请人： Arthur Peters , Richard C. Zelley , Elmer W. Carroll , George J. Barlow , Chester M. Nibby, Jr. , James W. Keeley
发明人： Arthur Peters , Richard C. Zelley , Elmer W. Carroll , George J. Barlow , Chester M. Nibby, Jr. , James W. Keeley
IPC分类号： G06F13/362 , G06F13/26 , G06F13/38 , G06F13/42 , G06F15/16
CPC分类号： G06F13/4243
摘要： A data processing system includes a system management unit, a number of central subsystems, a main memory and a number of peripheral subsystems all coupled in common to a system bus. Any subsystem may generate a command which includes a first field specifying a destination subsystem, a second field specifying the operation the destination subsystem is to perform. If a response is required, the subsystem generating the initial command may specify a third subsystem for receiving the response command.
摘要翻译：数据处理系统包括系统管理单元，多个中央子系统，主存储器和多个共同连接到系统总线的外围子系统。任何子系统可以生成包括指定目的地子系统的第一字段的命令，指定目的地子系统要执行的操作的第二字段。如果需要响应，则生成初始命令的子系统可以指定用于接收响应命令的第三子系统。

3. 发明授权

US5274797A Multiprocessor system with centralized initialization, testing and monitoring of the system and providing centralized timing 失效
标题翻译：多处理器系统集中初始化，测试和监控系统并提供集中的时序
公开(公告)号：US5274797A
公开(公告)日：1993-12-28
申请号：US377785
申请日：1989-07-06
申请人： George J. Barlow , Elmer W. Carroll , James W. Keeley , Wallace A. Martland , Victor M. Morganti , Arthur Peters , Richard C. Zelley
发明人： George J. Barlow , Elmer W. Carroll , James W. Keeley , Wallace A. Martland , Victor M. Morganti , Arthur Peters , Richard C. Zelley
IPC分类号： G01P1/00 , G01P15/08 , G01P15/097 , G01P15/10 , G06F11/00 , G06F11/22 , G06F11/273 , G06F11/30 , G06F11/32 , G06F11/36 , G06F15/16
CPC分类号： G01P15/097 , G01P1/003 , G01P15/0802 , G06F11/22 , G06F11/328 , G01P2015/0828 , G06F11/0757 , G06F11/2294 , G06F11/32 , G06F11/321
摘要： A data processing unit includes a number of tightly coupled central subsystems, a number of peripheral subsystems, a main memory and a system management facility all coupled in common to a system bus. The system management unit has top priority on the system bus and includes centralized resources which provide apparatus for indicating the status of power and temperature, booting the subsystems, testing the subsystems, timing central subsystem functions, and allowing local and remote maintenance access to the subsystems. The system management facility receives commands from the central subystem to read from and write into the timers as well as to read the status of the overall system. The system management facility generates special commands to the central subsystem to indicate when the timers have decremented to ZERO as well as special commands to aid in hardware and software debugging.
摘要翻译：数据处理单元包括多个紧密耦合的中央子系统，多个外围子系统，主存储器和系统管理设备，其全部共同连接到系统总线。系统管理单元在系统总线上具有最高优先级，并且包括提供用于指示功率和温度状态的设备，引导子系统，测试子系统，定时中心子系统功能以及允许本地和远程维护对子系统的访问的集中资源。系统管理设施接收来自中央子系统的命令，以读取和写入定时器以及读取整个系统的状态。系统管理设备向中央子系统生成特殊命令，以指示定时器什么时候减少到零，以及特殊命令来辅助硬件和软件调试。

4. 发明授权

US5229999A Method and apparatus for integrity testing of fault monitoring logic 失效
标题翻译：故障监控逻辑完整性测试方法与装置
公开(公告)号：US5229999A
公开(公告)日：1993-07-20
申请号：US593179
申请日：1990-10-05
申请人： David Cushing , Edward Hutchings , Elmer W. Carroll , James Bertone
发明人： David Cushing , Edward Hutchings , Elmer W. Carroll , James Bertone
IPC分类号： G01R31/3185 , G06F11/22
CPC分类号： G01R31/318547 , G06F11/2205
摘要： In a data processing system, a data processing unit contains data processing logic including shadowed functional registers for storing the data being processed. The units also include fault monitoring logic, including, for each shadowed functional register, a shadowing copy register connected in parallel from the corresponding shadowed register to receive and store a copy of the data resident in the shadowed register. Test logic is connected from the shadowed and shadowing registers for comparing the data resident in the shadowed and shadowing registers and providing indications of possible faults in the data processing logic. The shadowed and shadowing registers are connected in a serial scan chain through a serial scan data path. The integrity of the fault monitoring logic is tested by serially shifting, or scanning, known test patterns of bits through the serial scan chain comprised of the shadowed registers and shadowing registers. A first set of patterns are selected so that the test patterns themselves should not induce any errors to appear to the comparison logic so long as the the test logic is correct, so that any errors that are detected are due to a fault in the test logic. A second set of test patterns are selected to induce errors to appear as the patterns are shifted, bit by bit, through the scan chain. The first patterns thereby determine that there are not errors in the fault monitoring logic itself, and the second patterns that the fault monitoring logic is detecting errors correctly.
摘要翻译：在数据处理系统中，数据处理单元包含数据处理逻辑，包括用于存储被处理的数据的阴影功能寄存器。这些单元还包括故障监视逻辑，包括对于每个阴影功能寄存器，从相应的阴影寄存器并行连接的阴影复制寄存器，以接收和存储驻留在被镜像寄存器中的数据的副本。测试逻辑从阴影和阴影寄存器连接，用于比较驻留在阴影和阴影寄存器中的数据，并提供数据处理逻辑中可能存在的故障的指示。阴影和阴影寄存器通过串行扫描数据路径连接在串行扫描链中。故障监控逻辑的完整性通过串行扫描链进行串行移位或扫描来测试，这些测试模式通过由阴影寄存器和阴影寄存器组成的串行扫描链。选择第一组模式，使得测试模式本身不应该引起比较逻辑出现的任何错误，只要测试逻辑是正确的，使得检测到的任何错误是由于测试逻辑中的故障。选择第二组测试图案，以通过扫描链逐位移动模式，以引起出现错误。因此，第一种模式确定故障监视逻辑本身没有错误，故障监控逻辑正确检测错误的第二种模式。

5. 发明授权

US5173903A Method for performing quality logic tests on data processing systems by sequentially loading test microinstruction programs and operating microinstruction programs into a single control store 失效
标题翻译：通过依次加载测试微指令程序并将微指令程序运行到单个控制存储器中，对数据处理系统执行质量逻辑测试的方法
公开(公告)号：US5173903A
公开(公告)日：1992-12-22
申请号：US583741
申请日：1990-09-14
申请人： Richard C. Zelley , Elmer W. Carroll
发明人： Richard C. Zelley , Elmer W. Carroll
IPC分类号： G06F11/22
CPC分类号： G06F11/22
摘要： A method for performing initial testing of a system wherein, in response to power on of the system, the control store of a central subsystem is loaded with a testing microinstruction program for internal testing of the central subsystem and the testing program executed. Upon completion of the testing program, the central subsystem operating programs are loaded into the control store, and control of the data processing system is transferred to the system programs.
摘要翻译：一种用于执行系统的初始测试的方法，其中响应于系统的通电，中央子系统的控制存储装载有用于中央子系统和所执行的测试程序的内部测试的测试微指令程序。完成测试程序后，将中央子系统操作程序加载到控制存储区，并将数据处理系统的控制传送到系统程序。

6. 发明授权

US4724519A Channel number priority assignment apparatus 失效
标题翻译：频道编号优先分配装置
公开(公告)号：US4724519A
公开(公告)日：1988-02-09
申请号：US750117
申请日：1985-06-28
申请人： George J. Barlow , James W. Keeley , Elmer W. Carroll
发明人： George J. Barlow , James W. Keeley , Elmer W. Carroll
IPC分类号： G06F13/14 , G06F12/06 , G06F13/362 , G06F13/368 , G06F13/378 , G06F13/36
CPC分类号： G06F13/368 , G06F12/0623 , G06F13/378
摘要： A data processing system has a system bus network which includes a distributed priority network for transferring data asynchronously between a number of subsystems which couple to the bus. Each subsystem includes priority logic circuits coupled to receive a group of priority signals from the priority network which establish when the subsystem has the highest priority of the requesting subsystems to access the bus. The number of subsystems include a plurality of identical subsystems, each of which has a channel number assignment apparatus. The apparatus of each identical subsystem is connected to receive the same of at least one of the group of priority signals. During the idle state of the system bus, the apparatus of each identical subsystem operates to store a unique state of the priority signal which is defined as a function of the subsystem's position on the bus thereby automatically establishing a unique channel number value for each identical subsystem.
摘要翻译：数据处理系统具有系统总线网络，该系统总线网络包括用于在耦合到总线的多个子系统之间异步地传送数据的分布式优先级网络。每个子系统包括优先级逻辑电路，其被耦合以从优先级网络接收一组优先级信号，该优先级信号建立当子系统具有请求子系统访问总线的最高优先级时。子系统的数量包括多个相同的子系统，每个子系统具有信道号分配装置。每个相同子系统的装置被连接以接收该组优先级信号中的至少一个。在系统总线的空闲状态期间，每个相同子系统的装置操作以存储优先级信号的唯一状态，其被定义为总线上子系统位置的函数，从而为每个相同的子系统自动建立唯一的信道数值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式