专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4390738A Process for the oxidation of olefinic compounds to olefine oxides or derivatives thereof 失效
标题翻译：将烯烃化合物氧化成烯烃氧化物或其衍生物的方法
公开(公告)号：US4390738A
公开(公告)日：1983-06-28
申请号：US274797
申请日：1981-06-18
申请人： Dhafir Y. Waddan , Derek Williams
发明人： Dhafir Y. Waddan , Derek Williams
IPC分类号： B01J31/00 , C07B61/00 , C07C27/00 , C07C29/03 , C07C29/48 , C07C29/50 , C07C31/20 , C07C33/035 , C07C67/00 , C07D301/06 , C07D301/08 , C07C33/04
CPC分类号： C07C29/03 , C07C29/50 , C07D301/06 , C07D301/08 , Y02P20/52
摘要： Olefine oxides or derivatives thereof such as glycols are produced by reacting an olefinic compound e.g. ethylene, propylene or butadiene with oxygen in the presence of a catalyst containing copper bonded to a peroxo group.
摘要翻译：烯烃氧化物或其衍生物如二醇是通过使烯属化合物例如乙烯，丙烯或丁二烯在含有键合至过氧基团的铜的催化剂存在下进行。

2. 发明授权

US08931908B2 Air purge collar 有权
标题翻译：空气吹扫圈
公开(公告)号：US08931908B2
公开(公告)日：2015-01-13
申请号：US12183647
申请日：2008-07-31
申请人： Derek Williams , Gary Garnier , Kent Stemer , Paul Carlson
发明人： Derek Williams , Gary Garnier , Kent Stemer , Paul Carlson
IPC分类号： B60R1/00 , F15D1/00
CPC分类号： F15D1/00 , G01N2021/151 , Y10T137/0324 , Y10T137/2082 , Y10T137/2224
摘要： An air purge apparatus and method is presented to protect an imaging system from contamination by particulate matter and other substances in the ambient environment. The apparatus is adapted to be placed adjacent to a viewing window, lens or optics of an imaging system and to provide a protective flow of air. The apparatus includes a curved surface to direct air from a first plenum toward an imaging path in front of the apparatus. The apparatus also includes one or more openings nearer the lens to direct air from a second plenum into the imaging path. The air from the first plenum entrains air from the second plenum and ambient air to create a fluid stream away from the viewing window, lens, or optics and may form a fluid barrier to reduce contamination of a volume of air in the imaging path of the imaging sensor.
摘要翻译：提供了一种空气净化装置和方法，以保护成像系统免受周围环境中的颗粒物质和其他物质的污染。该装置适于放置成与成像系统的观察窗，透镜或光学元件相邻并且提供保护性空气流。该装置包括弯曲表面，用于将来自第一集气室的空气引向装置前面的成像路径。该设备还包括靠近透镜的一个或多个开口以将空气从第二增压室引导到成像路径中。来自第一增压室的空气带动来自第二增压室和环境空气的空气以产生远离观察窗，透镜或光学器件的流体流，并且可以形成流体屏障，以减少成像路径中的空气体积的污染成像传感器。

3. 发明申请

US20080091918A1 METHOD AND DATA PROCESSING SYSTEM FOR MICROPROCESSOR COMMUNICATION IN A CLUSTER-BASED MULTI-PROCESSOR SYSTEM 失效
标题翻译：基于群集多处理器系统的微处理器通信的方法和数据处理系统
公开(公告)号：US20080091918A1
公开(公告)日：2008-04-17
申请号：US11952479
申请日：2007-12-07
申请人： Ravi Arimilli , Robert Cargnoni , Derek Williams , Kenneth Wright
发明人： Ravi Arimilli , Robert Cargnoni , Derek Williams , Kenneth Wright
IPC分类号： G06F15/76 , G06F9/02
CPC分类号： H04L69/16 , G06F15/17 , H04L12/42 , H04L67/1002 , H04L69/161 , H04W28/14
摘要： A processor communication register (PCR) contained within a multiprocessor cluster system provides enhanced processor communication. The PCR stores information that is useful in pipelined or parallel multi-processing. Each processor cluster has exclusive rights to store to a sector within the PCR and has continuous access to read its contents. Each processor cluster updates its exclusive sector within the PCR, instantly allowing all of the other processors within the cluster network to see the change within the PCR data, and bypassing the cache subsystem. Efficiency is enhanced within the processor cluster network by providing processor communications to be immediately networked and transferred into all processors without momentarily restricting access to the information or forcing all the processors to be continually contending for the same cache line, and thereby overwhelming the interconnect and memory system with an endless stream of load, store and invalidate commands.
摘要翻译：包含在多处理器集群系统内的处理器通信寄存器（PCR）提供增强的处理器通信。 PCR存储在流水线或并行多处理中有用的信息。每个处理器集群具有存储到PCR中的扇区的独占权限，并且具有连续访问以读取其内容。每个处理器集群在PCR中更新其独占部分，立即允许集群网络内的所有其他处理器查看PCR数据中的更改，并绕过缓存子系统。处理器集群网络中的效率得到提高，通过提供处理器通信来立即联网并传输到所有处理器中，而不会立即限制对信息的访问，或迫使所有处理器持续竞争相同的高速缓存行，从而压倒互连和内存系统具有无限的加载流，存储和无效命令。

4. 发明申请

US20080077377A1 METHOD, SYSTEM AND PROGRAM PRODUCT SUPPORTING PRESENTATION OF A SIMULATED OR HARDWARE SYSTEM INCLUDING CONFIGURATION ENTITIES 有权
公开(公告)号：US20080077377A1
公开(公告)日：2008-03-27
申请号：US11948461
申请日：2007-11-30
申请人： Wolfgang Roesner , Derek Williams
发明人： Wolfgang Roesner , Derek Williams
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： Within a display device, a respective one of a plurality of design graphical representations is displayed for each of a plurality of hierarchically arranged design entity instances within a simulated system. The design entity instances include a particular design entity instance containing a latch that is represented by a particular design graphical representation. A configuration entity instance associated with the particular design entity is identified within a configuration database associated with the simulated system. The configuration entity instance has a plurality of different settings that each reflects a value of the latch. Within the display device, a configuration graphical representation of the configuration entity instance is presented in association with the particular design graphical representation corresponding to the particular design entity instance. In addition, a current setting of the configuration entity instance is presented concurrently with the configuration graphical representation.

5. 发明申请

US20080016284A1 DATA PROCESSING SYSTEM AND METHOD FOR PREDICTIVELY SELECTING A SCOPE OF BROADCAST OF AN OPERATION UTILIZING A HISTORY-BASED PREDICTION 审中-公开
标题翻译：数据处理系统和方法，用于预测性地选择使用基于历史的预测操作的广播范围
公开(公告)号：US20080016284A1
公开(公告)日：2008-01-17
申请号：US11863979
申请日：2007-09-28
申请人： BENJIMAN GOODMAN , Guy Guthrie , William Starke , Jeffrey Stuecheli , Derek Williams
发明人： BENJIMAN GOODMAN , Guy Guthrie , William Starke , Jeffrey Stuecheli , Derek Williams
IPC分类号： G06F13/28
CPC分类号： G06F12/0833 , G06F2212/507
摘要： According to a method of data processing, a predictor is maintained that indicates a historical scope of broadcast for one or more previous operations transmitted on an interconnect of a data processing system. A scope of broadcast of a subsequent operation is predictively selected by reference to the predictor.
摘要翻译：根据数据处理的方法，保持预测器，其指示在数据处理系统的互连上发送的一个或多个先前操作的广播的历史范围。通过参考预测器预测性地选择后续操作的广播范围。

6. 发明申请

US20070180423A1 Method, system and program product for specifying a configuration for a digital system utilizing dial biasing weights 有权
标题翻译：用于指定利用拨盘偏置权重的数字系统的配置的方法，系统和程序产品
公开(公告)号：US20070180423A1
公开(公告)日：2007-08-02
申请号：US11345847
申请日：2006-02-02
申请人： Bryan Hunt , Wolfgang Roesner , Robert Shadowen , Derek Williams
发明人： Bryan Hunt , Wolfgang Roesner , Robert Shadowen , Derek Williams
IPC分类号： G06F17/50
CPC分类号： G06F17/5045
摘要： In a method of data processing, a database defines a Dial entity and at least one instance of the Dial entity. Each instance of the Dial entity has an input having a plurality of different possible input values and one or more outputs, and each of the plurality of different possible input values has a different associated output value set for the one or more outputs. Each instance of the Dial entity determines a value of at least one of a plurality of configuration latches in a digital system separate from the database. The database also associates with the Dial entity at least one set of biasing weights that, when applied, determines a probability of each instance of the Dial entity having particular ones of the plurality of different possible input values. In response to a call to set the plurality of configuration latches, the database is accessed to apply the at least one set of biasing weights to select one of the plurality of different possible input values for the at least one instance of the Dial entity. The plurality of configuration latches in the digital system are set based upon the output value set for the one or more outputs of the at least one instance of the Dial entity.
摘要翻译：在数据处理的方法中，数据库定义了Dial实体和Dial实体的至少一个实例。 Dial实体的每个实例具有具有多个不同可能输入值和一个或多个输出的输入，并且多个不同可能输入值中的每一个具有为一个或多个输出设置的不同的相关输出值。 Dial实体的每个实例确定与数据库分离的数字系统中的多个配置锁存器中的至少一个的值。所述数据库还将所述至少一组偏置权重与所述拨号实体相关联，所述偏置权重在被应用时确定具有所述多个不同可能输入值中的特定个体的所述拨号实体的每个实例的概率。响应于设置多个配置锁存器的呼叫，访问数据库以应用至少一组偏置权重以选择Dial实体的至少一个实例的多个不同可能输入值中的一个。基于为Dial实体的至少一个实例的一个或多个输出设置的输出值来设置数字系统中的多个配置锁存器。

7. 发明申请

US20070083716A1 Chained cache coherency states for sequential non-homogeneous access to a cache line with outstanding data response 有权
标题翻译：链接高速缓存一致性状态用于对具有出色数据响应的高速缓存行的顺序非均匀访问
公开(公告)号：US20070083716A1
公开(公告)日：2007-04-12
申请号：US11245312
申请日：2005-10-06
申请人： Ramakrishnan Rajamony , Hazim Shafi , Derek Williams , Kenneth Wright
发明人： Ramakrishnan Rajamony , Hazim Shafi , Derek Williams , Kenneth Wright
IPC分类号： G06F13/28
CPC分类号： G06F12/0831
摘要： A method for sequentially coupling successive processor requests for a cache line before the data is received in the cache of a first coupled processor. Both homogenous and non-homogenous operations are chained to each other, and the coherency protocol includes several new intermediate coherency responses associated with the chained states. Chained coherency states are assigned to track the chain of processor requests and the grant of access permission prior to receipt of the data at the first processor. The chained coherency states also identify the address of the receiving processor. When data is received at the cache of the first processor within the chain, the processor completes its operation on (or with) the data and then forwards the data to the next processor in the chain. The chained coherency protocol frees up address bus bandwidth by reducing the number of retries.
摘要翻译：一种用于在数据在第一耦合处理器的高速缓存中接收数据之前顺序耦合高速缓存行的连续处理器请求的方法。同质和非均匀的操作彼此链接，并且一致性协议包括与链接状态相关联的几个新的中间一致性响应。分配链接一致性状态以在第一处理器接收到数据之前跟踪处理器请求链和授予访问权限。链接的一致性状态还标识接收处理器的地址。当在链中的第一处理器的高速缓存处接收到数据时，处理器完成其对（或）数据的操作，然后将数据转发到链中的下一个处理器。链接的一致性协议通过减少重试次数来释放地址总线带宽。

8. 发明申请

US20060271743A1 Data processing system, cache system and method for passively scrubbing a domain indication 失效
公开(公告)号：US20060271743A1
公开(公告)日：2006-11-30
申请号：US11136652
申请日：2005-05-24
申请人： Leo Clark , James Fields , Guy Guthrie , William Starke , Derek Williams
发明人： Leo Clark , James Fields , Guy Guthrie , William Starke , Derek Williams
IPC分类号： G06F13/28
CPC分类号： G06F12/0831
摘要： Scrubbing logic in a local coherency domain issues a domain query request to at least one cache hierarchy in a remote coherency domain. The domain query request is a non-destructive probe of a coherency state associated with a target memory block by the at least one cache hierarchy. A coherency response to the domain query request is received. In response to the coherency response indicating that the target memory block is not cached in the remote coherency domain, a domain indication in the local coherency domain is updated to indicate that the target memory block is cached, if at all, only within the local coherency domain.

9. 发明申请

US20060184746A1 Reducing number of rejected snoop requests by extending time to respond to snoop request 失效
标题翻译：通过延长响应窥探请求的时间来减少被拒绝的窥探请求数
公开(公告)号：US20060184746A1
公开(公告)日：2006-08-17
申请号：US11056679
申请日：2005-02-11
申请人： Guy Guthrie , Hugh Shen , William Starke , Derek Williams
发明人： Guy Guthrie , Hugh Shen , William Starke , Derek Williams
IPC分类号： G06F13/28
CPC分类号： G06F13/1605 , G06F12/0831
摘要： A cache, system and method for reducing the number of rejected snoop requests. A “stall/reorder unit” in a cache receives a snoop request from an interconnect. The snoop request is entered in the first available latch of the stall/reorder unit unless the stall/reorder unit is full in which case the new snoop request is transmitted to a second unit configured to transmit a request to retry resending the new snoop request. Snoop requests have a higher priority than requests from processors and snoop requests are selected by the arbitration mechanism over processor requests unless the arbitration mechanism requests otherwise (“stall request”) to the stall/reorder unit. By snoop requests having a higher priority than processor requests, the number of snoop requests rejected is reduced. By having the arbitration mechanism issue a stall request, the processor will not be starved.
摘要翻译：用于减少拒绝的窥探请求数量的缓存，系统和方法。缓存中的“停止/重新排序单元”从互连中接收窥探请求。监听请求被输入到停止/重新排序单元的第一可用锁存器中，除非停止/重新排序单元已满，在这种情况下，新的窥探请求被发送到被配置为发送重新发送新的窥探请求的请求的第二单元。侦听请求具有比来自处理器的请求更高的优先级，并且仲裁机制通过处理器请求选择侦听请求，除非仲裁机制另请求（“停止请求”）到停止/重新排序单元。通过具有比处理器请求更高优先级的侦听请求，减少了被拒绝的侦听请求的数量。通过使仲裁机制发出停顿请求，处理器不会饿死。

10. 发明申请

US20060184743A1 Cache memory direct intervention 失效
标题翻译：缓存内存直接干预
公开(公告)号：US20060184743A1
公开(公告)日：2006-08-17
申请号：US11056673
申请日：2005-02-12
申请人： Guy Guthrie , William Starke , Derek Williams
发明人： Guy Guthrie , William Starke , Derek Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/0897 , G06F12/0831 , G06F12/127
摘要： A method, system, and device for enabling intervention across same-level cache memories. In a preferred embodiment, responsive to a cache miss in a first cache memory a direct intervention request is sent from the first cache memory to a second cache memory requesting a direct intervention that satisfies the cache miss.
摘要翻译：一种用于实现跨层级高速缓冲存储器的干预的方法，系统和设备。在优选实施例中，响应于第一高速缓冲存储器中的高速缓存未命中，直接干预请求从第一高速缓存存储器发送到第二高速缓存存储器，请求满足高速缓存未命中的直接干预。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式