会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Single flux quantum series biasing technique using superconducting DC transformer
    • 使用超导直流变压器的单通量子量子偏置技术
    • US06483339B1
    • 2002-11-19
    • US09935310
    • 2001-08-22
    • Dale J. DurandQuentin P. HerrMark W. Johnson
    • Dale J. DurandQuentin P. HerrMark W. Johnson
    • H03K19195
    • H03K19/1952
    • The level of bias current (12) required by a superconductor integrated circuit (2 & 4) is lowered by separating the circuit into portions having separate ground planes and supplying the bias current to the circuit portion (2) in one ground plane in series (10) with that for the circuit portion (4) in another ground plane. To maintain DC isolation between those circuit portions, SFQ pulses inputted (SFQ IN) move across the separate ground planes through a pair of inductively coupled SQUIDS (3 & 5) that define a DC transformer; and a combiner (7) reconstitutes and outputs the SFQ pulses. To provide inductive coupling the DC transformer includes a primary (25) and isolated secondary (5) winding.
    • 通过将电路分离成具有分离的接地平面的部分并将偏置电流提供给串联的一个接地平面中的电路部分(2)来降低超导体集成电路(2和4)所需的偏置电流(12)的电平( 10)与电路部分(4)在另一个接地平面中的电路部分。 为了保持这些电路部分之间的直流隔离,输入的SFQ脉冲(SFQ IN)通过一对感应耦合的SQUIDS(3和5)在独立的接地层上移动,定义了一个直流变压器; 并且组合器(7)重构并输出SFQ脉冲。 为了提供电感耦合,DC变压器包括初级(25)和隔离次级(5)绕组。
    • 3. 发明授权
    • High-sensitivity, self-clocked receiver for multi-chip superconductor circuits
    • 用于多芯片超导体电路的高灵敏度,自定时接收器
    • US06420895B1
    • 2002-07-16
    • US09815810
    • 2001-03-23
    • Quentin P. HerrMark W. Johnson
    • Quentin P. HerrMark W. Johnson
    • H03K19195
    • H03K3/38H03K19/195H04L7/0008H04L7/0276
    • A receiver (50) for providing chip-to-chip communication in a superconductor integrated circuit. The receiver (50) includes a detector circuit (52) for asynchronously receiving an input current, a splitter circuit (60) connected to the detector circuit (52) for generating first and second signals, a delay circuit (62) receiving the second signal from the splitter circuit for generating a delayed signal and a register circuit (64) receiving the first signal from the splitter circuit (60) and the delayed signal from the delay circuit (62) for producing a single flux quantum (SFQ) pulse. The receiver (50) according to the present invention provides an asynchronous chip-to-chip communication between a multi-chip superconductive circuit having low input current without an external rf clock.
    • 一种用于在超导体集成电路中提供芯片到芯片通信的接收器(50)。 接收器(50)包括用于异步接收输入电流的检测器电路(52),连接到检测器电路(52)的分离器电路(60),用于产生第一和第二信号;延迟电路(62),接收第二信号 从用于产生延迟信号的分路器电路和从分路器电路(60)接收第一信号的寄存器电路(64)和来自延迟电路(62)的延迟信号用于产生单通量量(SFQ)脉冲。 根据本发明的接收机(50)提供具有低输入电流的多芯片超导电路之间的异步芯片到芯片通信,而没有外部rf时钟。
    • 5. 发明授权
    • Gated counter analog-to-digital converter with error correction
    • 具有纠错功能的门控模数转换器
    • US06452520B1
    • 2002-09-17
    • US09725620
    • 2000-11-29
    • Andrew D. SmithQuentin P. HerrMark W. JohnsonBruce J. Dalrymple
    • Andrew D. SmithQuentin P. HerrMark W. JohnsonBruce J. Dalrymple
    • H03M100
    • H03M1/0602H03M1/60
    • A superconducting A/D converter (10) has an error correction system (70) for eliminating non-linearities in a primary quantizer (30). The converter (10) includes a primary quantizer (30), a primary SFQ counter (50), and the error correction system (70). The primary quantizer (30) generates primary SFQ pulses based on an average voltage of an analog input signal. The primary SFQ counter (50) converts the primary SFQ pulses into a digital output signal based on a frequency of the primary SFQ pulses. The error correction system (70) corrects the digital output signal based on the analog input signal and the primary SFQ pulses. Using the primary SFQ pulses to correct the digital output signal allows the converter (10) to take into account the non-linearities of the primary quantizer (30).
    • 超导A / D转换器(10)具有用于消除主量化器(30)中的非线性的误差校正系统(70)。 转换器(10)包括主量化器(30),主SFQ计数器(50)和纠错系统(70)。 主量化器(30)基于模拟输入信号的平均电压产生初始SFQ脉冲。 主SFQ计数器(50)基于主SFQ脉冲的频率将初级SFQ脉冲转换成数字输出信号。 误差校正系统(70)根据模拟输入信号和初级SFQ脉冲校正数字输出信号。 使用主SFQ脉冲来校正数字输出信号允许转换器(10)考虑主量化器(30)的非线性。
    • 6. 发明授权
    • Asynchronous superconductor serial multiply-accumulator
    • 异步超导体串联倍增器
    • US06388600B1
    • 2002-05-14
    • US09711322
    • 2000-11-13
    • Mark W. JohnsonDale J. Durand
    • Mark W. JohnsonDale J. Durand
    • H03M112
    • H03M1/60
    • An oscillator/multiply-accumulator AID converter (100) which simultaneously provides frequency downconversion, band pass filtering and analog-to-digital conversion of an analog signal, where the analog signal includes a carrier wave modulated with information by any known modulation technique. The converter (100) uses a superconducting, Josephson single flux quantum circuit operating as a voltage controlled oscillator (102). The voltage controlled oscillator (102) receives the analog signal to be converted, and generates a series of sharp, high frequency pulses based on the characteristics of the carrier signal. The series of pulses are applied to a gate circuit (104) that either passes or blocks the pulses depending on a gate control signal (103). When the pulses are passed by the gate circuit (104), a multiply-accumulator (106) multiplies the pulse by a binary coefficient (109) and accumulates the products (111) resulting from the multiplication during a predetermined time period. The predetermined time period includes at least one sampling period. Each sample is multiplied by a different weight and their products (111) are accumulated. This operation eliminates the DC response, and leads to an improved frequency response.
    • 同时提供模拟信号的频率下变频,带通滤波和模数转换的振荡器/乘法器AID转换器(100),其中模拟信号包括通过任何已知调制技术用信息调制的载波。 转换器(100)使用作为压控振荡器(102)工作的超导约瑟夫森单通量量子电路。 压控振荡器(102)接收要转换的模拟信号,并且基于载波信号的特性产生一系列尖锐的高频脉冲。 脉冲序列被施加到门电路(104),门电路(104)根据门控信号(103)通过或阻塞脉冲。 当脉冲被门电路(104)通过时,乘法累加器(106)将脉冲乘以二进制系数(109),并且在预定时间段内积累乘积产生的乘积(111)。 预定时间段包括至少一个采样周期。 每个样品乘以不同的重量,并且其产物(111)被累积。 该操作消除了直流响应,并且导致了改进的频率响应。