会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • Delta-sigma modulators with improved noise performance
    • 具有改进噪声性能的Delta-Σ调制器
    • US20040108947A1
    • 2004-06-10
    • US10643127
    • 2003-08-18
    • Cirrus Logic, Inc.
    • YuQing YangJohn Laurence Melanson
    • H03M003/00
    • H03M3/368H03M3/424H03M3/452
    • An integrator stage for use in a delta sigma modulator includes an operational amplifier, an integration capacitor coupling an output of the operational amplifier and a summing node at an input of the operational amplifier, and a feedback path. The feedback path includes first and second capacitors having first plates coupled electrically in common at a common plate node and switching circuitry for sampling selected reference voltages onto second plates of the capacitors during a sampling phase. The integrator stage further includes a switch for selectively coupling the common plate node and the summing node during an integration phase.
    • 用于Δ-Σ调制器的积分器级包括运算放大器,耦合运算放大器的输出的积分电容器和运算放大器输入端的求和节点和反馈路径。 反馈路径包括第一和第二电容器,该第一和第二电容器具有在公共板节点处共同电耦合的第一板和用于在采样阶段期间将选定的参考电压采样到电容器的第二板上的开关电路。 积分器级还包括用于在积分阶段期间选​​择性地耦合公共板节点和求和节点的开关。
    • 10. 发明申请
    • Sample and hold circuits and methods with offset error correction and systems using the same
    • 采样和保持电路以及具有偏移误差校正的方法及使用其的系统
    • US20040210801A1
    • 2004-10-21
    • US10417443
    • 2003-04-16
    • Cirrus Logic, Inc.
    • Ammisetti V. PrasadKarl ThompsonJohn Laurence MelansonShyam Somayajula
    • G11B005/00G06K005/04G11B020/20
    • G11C27/024
    • A sample and hold circuit including a sampling capacitor for storing a sample of an input signal, an output stage for outputting the sample stored on the sampling capacitor; and input circuitry for sampling the input signal and storing the sample on the sampling capacitor. The input circuitry includes an autozeroing input buffer which selectively samples the input signal during a first operating phase and holds a sample of the input signal during a second operating phase. The autozeroing input buffer cancels any offset error. The input circuitry also includes switching circuitry for selectively coupling the sampling capacitor with an input of the sample and hold circuitry during the second operating phase and to an output of the autozeroing input buffer during the first operating phase.
    • 一种采样保持电路,包括用于存储输入信号的采样的采样电容器,用于输出存储在采样电容器上的样本的输出级; 以及用于对输入信号进行采样并将采样存储在采样电容器上的输入电路。 输入电路包括自动调零输入缓冲器,其在第一操作阶段期间选​​择性地采样输入信号,并且在第二操作阶段期间保持输入信号的采样。 自动归零输入缓冲器取消任何偏移误差。 输入电路还包括用于在第二操作阶段期间将采样电容器与采样和保持电路的输入有选择地耦合的开关电路,以及在第一操作阶段期间自动调零输入缓冲器的输出。