专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07991924B2 Method and system for initializing devices 有权
标题翻译：初始化设备的方法和系统
公开(公告)号：US07991924B2
公开(公告)日：2011-08-02
申请号：US11610631
申请日：2006-12-14
申请人： Chun-Yuan Su , I-Lin Hsieh , Chi-Feng Lin
发明人： Chun-Yuan Su , I-Lin Hsieh , Chi-Feng Lin
IPC分类号： G06F3/00
CPC分类号： G06F1/24
摘要： A system for a first device to initialize a second device is disclosed. The initialization bus is coupled between the first device and the second device. During an initialization period, the first device triggers at least one transmission command through the initialization bus to transmit at least one initial value to the second device via the initialization bus.
摘要翻译：公开了一种用于初始化第二设备的第一设备的系统。初始化总线耦合在第一设备和第二设备之间。在初始化期间，第一设备通过初始化总线触发至少一个发送命令，以经由初始化总线将至少一个初始值发送到第二设备。

2. 发明申请

US20080126783A1 METHOD AND SYSTEM FOR INITIALIZING DEVICES 有权
标题翻译：用于初始化设备的方法和系统
公开(公告)号：US20080126783A1
公开(公告)日：2008-05-29
申请号：US11610631
申请日：2006-12-14
申请人： Chun-Yuan Su , I-Lin Hsieh , Chi-Feng Lin
发明人： Chun-Yuan Su , I-Lin Hsieh , Chi-Feng Lin
IPC分类号： G06F15/177
CPC分类号： G06F1/24
摘要： A system for a first device to initialize a second device is disclosed. The initialization bus is coupled between the first device and the second device. During an initialization period, the first device triggers at least one transmission command through the initialization bus to transmit at least one initial value to the second device via the initialization bus.
摘要翻译：公开了一种用于初始化第二设备的第一设备的系统。初始化总线耦合在第一设备和第二设备之间。在初始化期间，第一设备通过初始化总线触发至少一个发送命令，以经由初始化总线将至少一个初始值发送到第二设备。

3. 发明申请

US20070130411A1 DATA BUFFERING METHOD 有权
标题翻译：数据缓冲方法
公开(公告)号：US20070130411A1
公开(公告)日：2007-06-07
申请号：US11550263
申请日：2006-10-17
申请人： Chun-Yuan Su
发明人： Chun-Yuan Su
IPC分类号： G06F13/36
CPC分类号： G06F13/423
摘要： In a data processing and buffering method, at least one read cycles are asserted to obtain at least one data, respectively, wherein each of the data includes at least one sub data and each data is specified with an address pointer and an enable bit array. When a certain sub data is received, the corresponding bit of the enable bit array is enabled. The corresponding sub data of the enabled bit is indicated by the address pointer.
摘要翻译：在数据处理和缓冲方法中，断言至少一个读周期来获得至少一个数据，其中每个数据包括至少一个子数据，并且每个数据由地址指针和使能位阵列指定。当接收到某个子数据时，使能位阵列的相应位被使能。使能位的相应子数据由地址指针指示。

4. 发明申请

US20130222017A1 RESET DEVICE AND ELECTRONIC SYSTEM HAVING THE SAME 审中-公开
标题翻译：复位装置和具有该装置的电子系统
公开(公告)号：US20130222017A1
公开(公告)日：2013-08-29
申请号：US13489259
申请日：2012-06-05
申请人： Chun-Yuan Su , Ching-Ming Huang
发明人： Chun-Yuan Su , Ching-Ming Huang
IPC分类号： H03L7/00
CPC分类号： G06F1/24
摘要： An electronic system is provided. The electronic system comprises a power device and a reset device. The power device provides power to the electronic system. The reset device comprises a wireless signal generator, a wireless signal receiver and a control module. The wireless signal generator generates a wireless signal. The wireless signal receiver receives the wireless signal and generates a control signal in response. The control module is electrically connected to the wireless signal receiver to activate a reset mechanism of the control module or reset the power device upon reception of the control signal from the wireless signal receiver.
摘要翻译：提供电子系统。电子系统包括电源装置和复位装置。电力设备为电子系统提供电力。复位装置包括无线信号发生器，无线信号接收器和控制模块。无线信号发生器产生无线信号。无线信号接收机接收无线信号并产生响应的控制信号。控制模块电连接到无线信号接收器，以在接收到来自无线信号接收机的控制信号时启动控制模块的复位机构或复位功率器件。

5. 发明授权

US07987408B2 Data buffering method 有权
标题翻译：数据缓存方式
公开(公告)号：US07987408B2
公开(公告)日：2011-07-26
申请号：US11550263
申请日：2006-10-17
申请人： Chun-Yuan Su
发明人： Chun-Yuan Su
IPC分类号： G11C29/00
CPC分类号： G06F13/423
摘要： In a data processing and buffering method, at least one read cycles are asserted to obtain at least one data, respectively, wherein each of the data includes at least one sub data and each data is specified with an address pointer and an enable bit array. When a certain sub data is received, the corresponding bit of the enable bit array is enabled. The corresponding sub data of the enabled bit is indicated by the address pointer.
摘要翻译：在数据处理和缓冲方法中，断言至少一个读周期来获得至少一个数据，其中每个数据包括至少一个子数据，并且每个数据由地址指针和使能位阵列指定。当接收到某个子数据时，使能位阵列的相应位被使能。使能位的相应子数据由地址指针指示。

6. 发明授权

US07805567B2 Chipset and northbridge with raid access 有权
标题翻译：芯片组和北桥与突袭访问
公开(公告)号：US07805567B2
公开(公告)日：2010-09-28
申请号：US11854576
申请日：2007-09-13
申请人： Chun-Yuan Su , Chau-Chad Tsai , Jiin Lai
发明人： Chun-Yuan Su , Chau-Chad Tsai , Jiin Lai
IPC分类号： G06F12/00
CPC分类号： G06F13/4027 , G06F11/1076 , G06F2211/1054
摘要： A Northbridge providing RAID access is coupled among a central processing unit, a system memory, and a Southbridge. Furthermore, the Northbridge further couples to a RAID through a Southbridge. The Northbridge include a RAID accelerator for performing RAID operations according to RAID control commands which are stored in a register.
摘要翻译：在中央处理单元，系统存储器和南桥之间耦合提供RAID访问的北桥。此外，北桥通过南桥进一步融合到RAID。北桥包含RAID加速器，用于根据存储在寄存器中的RAID控制命令进行RAID操作。

7. 发明申请

US20080115022A1 SYSTEM AND RELATED METHOD FOR CHIP I/O TEST 有权
标题翻译：用于芯片I / O测试的系统和相关方法
公开(公告)号：US20080115022A1
公开(公告)日：2008-05-15
申请号：US11616001
申请日：2006-12-25
申请人： Chun-Yuan Su
发明人： Chun-Yuan Su
IPC分类号： G01R31/28
CPC分类号： G01R31/31716
摘要： System and related method for testing a chip with a high-speed bus interface in a low speed testing environment is provided. The testing method for testing input/output functions of a chip includes: establishing an inner loop path between a transmission mechanism and a receiving mechanism of the chip; transmitting a testing data; and receive the testing data via the inner loop path.
摘要翻译：提供了一种用于在低速测试环境中测试具有高速总线接口的芯片的系统及相关方法。用于测试芯片的输入/输出功能的测试方法包括：在芯片的传输机构和接收机构之间建立内环路径; 发送测试数据; 并通过内循环路径接收测试数据。

8. 发明申请

US20080022021A1 Buffer control method and device thereof 有权
标题翻译：缓冲控制方法及其装置
公开(公告)号：US20080022021A1
公开(公告)日：2008-01-24
申请号：US11798279
申请日：2007-05-11
申请人： I-Lin Hsieh , Chun-Yuan Su
发明人： I-Lin Hsieh , Chun-Yuan Su
IPC分类号： G06F3/00
CPC分类号： H04L49/9078 , H04L49/90 , H04L49/9042
摘要： A buffer control method for controlling packets to be stored in a buffer having a data region and a command queue region. First, the number of the packets that can be stored in the data buffer is determined. Then, a count value representing the remained capacity of the data region is updated. Finally, the count value and a value of maximum data length are compared to determine whether to increase the number of the packets that can be stored in the buffer.
摘要翻译：一种用于控制要存储在具有数据区域和命令队列区域的缓冲器中的分组的缓冲器控制方法。首先，确定可以存储在数据缓冲器中的数据包的数量。然后，更新表示数据区域的剩余容量的计数值。最后，比较计数值和最大数据长度的值，以确定是否增加可以存储在缓冲区中的数据包数量。

9. 发明授权

US07051148B2 Data transmission sequencing method associated with briding device and application system 有权
公开(公告)号：US07051148B2
公开(公告)日：2006-05-23
申请号：US10055558
申请日：2002-01-22
申请人： Jiin Lai , Chau-Chad Tsai , Chi-Che Tsai , Wen-Hao Chuang , Chun-Yuan Su
发明人： Jiin Lai , Chau-Chad Tsai , Chi-Che Tsai , Wen-Hao Chuang , Chun-Yuan Su
IPC分类号： G06F13/36 , G06F13/42
CPC分类号： G06F13/4059
摘要： A data transmission sequencing method is disclosed. A data read operation from a primary bus to a secondary bus can be executed without having to wait for the complete transfer of write data stored in posted write buffer transferring to the primary bus, as long as the secondary bus is not in use. In the mean time of the primary bus issues a read operation to the secondary bus, the secondary bus can issues write operation to the bridging device when the secondary bus is not in use. Similarly, there is no need to wait for the completion of read operation. With this type of data transmission sequencing mechanism, idle sessions in a conventional transmission sequencing method are eliminated leading to a higher data transmission rate.

10. 发明授权

US07836231B2 Buffer control method and device thereof 有权
标题翻译：缓冲控制方法及其装置
公开(公告)号：US07836231B2
公开(公告)日：2010-11-16
申请号：US11798279
申请日：2007-05-11
申请人： I-Lin Hsieh , Chun-Yuan Su
发明人： I-Lin Hsieh , Chun-Yuan Su
IPC分类号： G06F3/00 , G06F5/00 , G06F12/00
CPC分类号： H04L49/9078 , H04L49/90 , H04L49/9042
摘要： A buffer control method for controlling packets to be stored in a buffer having a data region and a command queue region. First, the number of the packets that can be stored in the data buffer is determined. Then, a count value representing the remained capacity of the data region is updated. Finally, the count value and a value of maximum data length are compared to determine whether to increase the number of the packets that can be stored in the buffer.
摘要翻译：一种用于控制要存储在具有数据区域和命令队列区域的缓冲器中的分组的缓冲器控制方法。首先，确定可以存储在数据缓冲器中的数据包的数量。然后，更新表示数据区域的剩余容量的计数值。最后，比较计数值和最大数据长度的值，以确定是否增加可以存储在缓冲区中的数据包数量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式