专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07177227B2 Transistor layout configuration for tight-pitched memory array lines 有权
标题翻译：紧凑型内存阵列线的晶体管布局配置
公开(公告)号：US07177227B2
公开(公告)日：2007-02-13
申请号：US11420787
申请日：2006-05-29
申请人： Christopher J. Petti , Roy E. Scheuerlein , Tanmay Kumar , Abhijit Bandyopadhyay
发明人： Christopher J. Petti , Roy E. Scheuerlein , Tanmay Kumar , Abhijit Bandyopadhyay
IPC分类号： G11C8/00 , G11C7/00
CPC分类号： G11C8/14 , G11C5/02 , G11C5/063 , G11C8/08 , H01L27/0207 , H01L27/0688 , H01L27/10894 , H01L27/10897
摘要： A multi-headed word line driver circuit incorporates bent-gate transistors to reduce the pitch otherwise achievable for interfacing to tightly-pitched array lines. In certain exemplary embodiments, a three-dimensional memory array includes multiple memory blocks and array lines traversing horizontally across at least one memory block. Vertical active area stripes are disposed beneath a first memory block, and a respective plurality of bent-gate electrodes intersects each respective active area stripe to define individual source/drain regions. Every other source/drain region is coupled to a bias node for the active area stripe, and remaining source/drain regions are respectively coupled to a respective array line associated with the first memory block, thereby forming a respective first driver transistor for the respective array line. In certain embodiments, a respective plurality of complementary array line driver circuits is disposed on each side of a connection area between adjacent memory blocks, and each such driver circuit is responsive to a single driver input node.
摘要翻译：多头字线驱动电路包括弯栅晶体管，以减少为了与紧密排列的阵列线连接而实现的间距。在某些示例性实施例中，三维存储器阵列包括穿过至少一个存储器块水平横越的多个存储器块和阵列线。垂直有源区条纹设置在第一存储块下方，并且相应的多个弯曲栅电极与每个相应的有源区条纹相交以限定各个源/漏区。每个其它源极/漏极区域耦合到用于有源区域条纹的偏置节点，并且剩余的源极/漏极区域分别耦合到与第一存储器模块相关联的相应阵列线，从而形成用于相应阵列的相应的第一驱动器晶体管线。在某些实施例中，相应的多个互补阵列线驱动器电路设置在相邻存储块之间的连接区域的每一侧上，并且每个这样的驱动器电路响应于单个驱动器输入节点。

2. 发明授权

US07054219B1 Transistor layout configuration for tight-pitched memory array lines 有权
标题翻译：紧凑型内存阵列线的晶体管布局配置
公开(公告)号：US07054219B1
公开(公告)日：2006-05-30
申请号：US11095905
申请日：2005-03-31
申请人： Christopher J. Petti , Roy E. Scheuerlein , Tanmay Kumar , Abhijit Bandyopadhyay
发明人： Christopher J. Petti , Roy E. Scheuerlein , Tanmay Kumar , Abhijit Bandyopadhyay
IPC分类号： G11C8/00
CPC分类号： G11C8/14 , G11C5/02 , G11C5/063 , G11C8/08 , H01L27/0207 , H01L27/0688 , H01L27/10894 , H01L27/10897
摘要： A multi-headed word line driver circuit incorporates bent-gate transistors to reduce the pitch otherwise achievable for interfacing to tightly-pitched array lines. In certain exemplary embodiments, a three-dimensional memory array includes multiple memory blocks and array lines traversing horizontally across at least one memory block. Vertical active area stripes are disposed beneath a first memory block, and a respective plurality of bent-gate electrodes intersects each respective active area stripe to define individual source/drain regions. Every other source/drain region is coupled to a bias node for the active area stripe, and remaining source/drain regions are respectively coupled to a respective array line associated with the first memory block, thereby forming a respective first driver transistor for the respective array line.
摘要翻译：多头字线驱动电路包括弯栅晶体管，以减少为了与紧密排列的阵列线连接而实现的间距。在某些示例性实施例中，三维存储器阵列包括穿过至少一个存储器块水平横越的多个存储器块和阵列线。垂直有源区条纹设置在第一存储块下方，并且相应的多个弯曲栅电极与每个相应的有源区条纹相交以限定各个源/漏区。每个其它源极/漏极区域耦合到用于有源区域条纹的偏置节点，并且剩余的源极/漏极区域分别耦合到与第一存储器模块相关联的相应阵列线，从而形成用于相应阵列的相应的第一驱动器晶体管线。

3. 发明授权

US08809128B2 Methods and apparatus for layout of three dimensional matrix array memory for reduced cost patterning 有权
标题翻译：用于三维矩阵阵列存储器布局的方法和装置，用于降低成本图案化
公开(公告)号：US08809128B2
公开(公告)日：2014-08-19
申请号：US12911900
申请日：2010-10-26
申请人： Roy E. Scheuerlein , Christopher J. Petti , Yoichiro Tanaka
发明人： Roy E. Scheuerlein , Christopher J. Petti , Yoichiro Tanaka
IPC分类号： H01L21/82 , H01L27/24
CPC分类号： G11C5/06 , H01L21/0337 , H01L27/0207 , H01L27/0688 , H01L27/101 , H01L27/2481 , H01L2924/0002 , Y10S257/909 , H01L2924/00
摘要： The present invention provides apparatus, methods, and systems for a memory layer layout for a three-dimensional memory. The memory layer includes a plurality of memory array blocks; a plurality of memory lines coupled to the memory array blocks; and a plurality of zia contact areas for coupling the memory layer to other memory layers in a three-dimensional memory. The memory lines extend from the memory array blocks and are formed using a sidewall defined process. The memory lines have a half pitch dimension smaller than the nominal minimum feature size capability of a lithography tool used in forming the memory lines. The zia contact areas have a dimension that is approximately four times the half pitch dimension of the memory lines. The memory lines are arranged in a pattern adapted to allow a single memory line to intersect a single zia contact area and to provide area between other memory lines for other zia contact areas. Numerous additional aspects are disclosed.
摘要翻译：本发明提供了一种用于三维存储器的存储器层布局的装置，方法和系统。存储层包括多个存储器阵列块; 耦合到所述存储器阵列块的多个存储线; 以及用于将存储器层耦合到三维存储器中的其它存储器层的多个zia接触区域。存储器线从存储器阵列块延伸并且使用侧壁限定的工艺形成。存储器线具有小于用于形成存储器线的光刻工具的标称最小特征尺寸能力的半间距尺寸。 zia接触区域的尺寸约为存储器线的半间距尺寸的四倍。存储线被布置成适于允许单个存储器线与单个zia接触区域相交并且为其它zia接触区域提供其它存储器线路之间的区域的图案。公开了许多附加方面。

4. 发明申请

US20090168480A1 Three dimensional hexagonal matrix memory array 有权
标题翻译：三维六边形矩阵记忆阵列
公开(公告)号：US20090168480A1
公开(公告)日：2009-07-02
申请号：US12005346
申请日：2007-12-27
申请人： Roy E. Scheuerlein , Christopher J. Petti
发明人： Roy E. Scheuerlein , Christopher J. Petti
IPC分类号： G11C5/02 , H01L21/308
CPC分类号： G03F7/2022 , B82Y10/00 , H01L27/0207 , H01L27/1021 , H01L27/112 , H01L27/224 , H01L27/2409 , H01L27/2481 , H01L45/04 , H01L45/06 , H01L45/085
摘要： A nonvolatile memory device includes a plurality of nonvolatile memory cells arranged in a substantially hexagonal pattern. The nonvolatile memory cells may be pillar shaped non-volatile memory cells which can be patterned using triple or quadruple exposure lithography or by using a self-assembling layer.
摘要翻译：非易失性存储器件包括以基本上六边形图案布置的多个非易失性存储单元。非易失性存储单元可以是柱形非易失性存储单元，其可以使用三重或四重曝光光刻或通过使用自组装层进行图案化。

5. 发明申请

US20090086521A1 MULTIPLE ANTIFUSE MEMORY CELLS AND METHODS TO FORM, PROGRAM, AND SENSE THE SAME 审中-公开
标题翻译：多种抗体存储细胞及其形成，程序和感觉的方法
公开(公告)号：US20090086521A1
公开(公告)日：2009-04-02
申请号：US11864870
申请日：2007-09-28
申请人： S. Brad Herner , Roy E. Scheuerlein , Christopher J. Petti
发明人： S. Brad Herner , Roy E. Scheuerlein , Christopher J. Petti
IPC分类号： G11C5/06 , G11C17/06 , H01L21/44 , H01L29/00 , G11C17/18
CPC分类号： G11C17/16 , G11C11/5685 , G11C11/5692 , G11C13/0007 , G11C17/06 , G11C17/146 , G11C17/165 , G11C2213/32 , G11C2213/72 , H01L27/101 , H01L27/1021
摘要： Methods are described to fabricate, program, and sense a multilevel one-time-programmable memory cell including a steering element such as a diode and two, three, or more dielectric antifuses in series. The antifuses may be of different thicknesses, or may be formed of dielectric materials having different dielectric constants, or both. The antifuses and programming pulses are selected such that when the cell is programmed, the largest voltage drop in the memory cell is across only one of the antifuses, while the other antifuses allow some leakage current. In some embodiments, the antifuse with the largest voltage drop breaks down, while the other antifuses remain intact. In this way, the antifuses can be broken down individually, so a memory cell having two, three, or more antifuses may achieve any of three, four, or more unique data states.
摘要翻译：描述了制造，编程和感测多级一次可编程存储器单元的方法，所述存储单元包括诸如二极管的导向元件和串联的两个，三个或更多个介质反熔丝。反熔丝可以具有不同的厚度，或者可以由具有不同介电常数的介电材料或两者形成。选择反熔丝和编程脉冲，使得当单元被编程时，存储单元中的最大电压降仅跨越反熔丝中的一个，而另一个反熔丝允许一些漏电流。在一些实施例中，具有最大电压降的反熔丝分解，而其它反熔丝保持完整。以这种方式，可以单独地分解反熔丝，因此具有两个，三个或更多个反熔丝的存储单元可以实现三个，四个或更多个唯一数据状态中的任何一个。

6. 发明授权

US07463546B2 Method for using a passive element memory array incorporating reversible polarity word line and bit line decoders 有权
标题翻译：使用包含可逆极性字线和位线解码器的无源元件存储器阵列的方法
公开(公告)号：US07463546B2
公开(公告)日：2008-12-09
申请号：US11461364
申请日：2006-07-31
申请人： Luca G. Fasoli , Christopher J. Petti , Roy E. Scheuerlein
发明人： Luca G. Fasoli , Christopher J. Petti , Roy E. Scheuerlein
IPC分类号： G11C8/00
CPC分类号： G11C17/18 , G11C8/08 , G11C8/10 , G11C17/16 , G11C17/165
摘要： Circuits and methods are described for decoding exemplary memory arrays of programmable and, in some embodiments, re-writable passive element memory cells, which are particularly useful for extremely dense three-dimensional memory arrays having more than one memory plane. In addition, circuits and methods are described for selecting one or more array blocks of such a memory array, for selecting one or more word lines and bit lines within selected array blocks, for conveying data information to and from selected memory cells within selected array blocks, and for conveying unselected bias conditions to unselected array blocks.
摘要翻译：描述了用于解码可编程的示例性存储器阵列的电路和方法，在一些实施例中，可重写无源元件存储器单元，其对于具有多于一个存储器平面的非常密集的三维存储器阵列特别有用。此外，描述了用于选择这种存储器阵列的一个或多个阵列块的电路和方法，用于选择所选择的阵列块内的一个或多个字线和位线，用于将数据信息传送到选定的阵列块内的选定的存储器单元并且用于将未选择的偏置条件传送到未选择的阵列块。

7. 发明申请

US20080025134A1 METHOD FOR USING TWO DATA BUSSES FOR MEMORY ARRAY BLOCK SELECTION 有权
标题翻译：使用两个数据总线进行存储器阵列选择的方法
公开(公告)号：US20080025134A1
公开(公告)日：2008-01-31
申请号：US11461372
申请日：2006-07-31
申请人： Roy E. Scheuerlein , Luca G. Fasoli , Christopher J. Petti
发明人： Roy E. Scheuerlein , Luca G. Fasoli , Christopher J. Petti
IPC分类号： G11C11/00 , G11C7/10 , G11C8/00
CPC分类号： G11C8/14 , G11C7/1048 , G11C7/18 , G11C8/08 , G11C8/12
摘要： Circuits and methods are described for decoding exemplary memory arrays of programmable and, in some embodiments, re-writable passive element memory cells, which are particularly useful for extremely dense three-dimensional memory arrays having more than one memory plane. In addition, circuits and methods are described for selecting one or more array blocks of such a memory array, for selecting one or more word lines and bit lines within selected array blocks, for conveying data information to and from selected memory cells within selected array blocks, and for conveying unselected bias conditions to unselected array blocks.
摘要翻译：描述了用于解码可编程的示例性存储器阵列的电路和方法，在一些实施例中，可重写无源元件存储器单元，其对于具有多于一个存储器平面的非常密集的三维存储器阵列特别有用。此外，描述了用于选择这种存储器阵列的一个或多个阵列块的电路和方法，用于选择所选择的阵列块内的一个或多个字线和位线，用于将数据信息传送到选定的阵列块内的选定的存储器单元并且用于将未选择的偏置条件传送到未选择的阵列块。

8. 发明申请

US20110095438A1 METHODS AND APPARATUS FOR LAYOUT OF THREE DIMENSIONAL MATRIX ARRAY MEMORY FOR REDUCED COST PATTERNING 有权
标题翻译：用于降低成本花纹的三维矩阵阵列存储器的布局方法和装置
公开(公告)号：US20110095438A1
公开(公告)日：2011-04-28
申请号：US12911900
申请日：2010-10-26
申请人： Roy E. Scheuerlein , Christopher J. Petti , Yoichiro Tanaka
发明人： Roy E. Scheuerlein , Christopher J. Petti , Yoichiro Tanaka
IPC分类号： H01L23/522 , H01L21/768
CPC分类号： G11C5/06 , H01L21/0337 , H01L27/0207 , H01L27/0688 , H01L27/101 , H01L27/2481 , H01L2924/0002 , Y10S257/909 , H01L2924/00
摘要： The present invention provides apparatus, methods, and systems for a memory layer layout for a three-dimensional memory. The memory layer includes a plurality of memory array blocks; a plurality of memory lines coupled to the memory array blocks; and a plurality of zia contact areas for coupling the memory layer to other memory layers in a three-dimensional memory. The memory lines extend from the memory array blocks and are formed using a sidewall defined process. The memory lines have a half pitch dimension smaller than the nominal minimum feature size capability of a lithography tool used in forming the memory lines. The zia contact areas have a dimension that is approximately four times the half pitch dimension of the memory lines. The memory lines are arranged in a pattern adapted to allow a single memory line to intersect a single zia contact area and to provide area between other memory lines for other zia contact areas. Numerous additional aspects are disclosed.
摘要翻译：本发明提供了一种用于三维存储器的存储器层布局的装置，方法和系统。存储层包括多个存储器阵列块; 耦合到所述存储器阵列块的多个存储线; 以及用于将存储器层耦合到三维存储器中的其它存储器层的多个zia接触区域。存储器线从存储器阵列块延伸并且使用侧壁限定的工艺形成。存储器线具有小于用于形成存储器线的光刻工具的标称最小特征尺寸能力的半间距尺寸。 zia接触区域的尺寸约为存储器线的半间距尺寸的四倍。存储线被布置成适于允许单个存储器线与单个zia接触区域相交并且为其它zia接触区域提供其它存储器线路之间的区域的图案。公开了许多附加方面。

9. 发明授权

US07554832B2 Passive element memory array incorporating reversible polarity word line and bit line decoders 有权
标题翻译：无源元件存储阵列，包含可逆极性字线和位线解码器
公开(公告)号：US07554832B2
公开(公告)日：2009-06-30
申请号：US11461339
申请日：2006-07-31
申请人： Luca G. Fasoli , Christopher J. Petti , Roy E. Scheuerlein
发明人： Luca G. Fasoli , Christopher J. Petti , Roy E. Scheuerlein
IPC分类号： G11C11/00
CPC分类号： G11C8/14
摘要： Circuits and methods are described for decoding exemplary memory arrays of programmable and, in some embodiments, re-writable passive element memory cells, which are particularly useful for extremely dense three-dimensional memory arrays having more thane one memory plane. In addition, circuits and methods are described for selecting one or more array blocks of such a memory array, for selecting one or more word lines and bit lines within selected array blocks, for conveying data information to and from selected memory cells within selected array blocks, and for conveying unselected bias conditions to unselected array blocks.
摘要翻译：描述了用于解码可编程的示例性存储器阵列的电路和方法，在一些实施例中，可重写无源元件存储器单元，其对于具有多于一个存储器平面的非常密集的三维存储器阵列特别有用。此外，描述了用于选择这种存储器阵列的一个或多个阵列块的电路和方法，用于选择所选择的阵列块内的一个或多个字线和位线，用于将数据信息传送到选定的阵列块内的选定的存储器单元并且用于将未选择的偏置条件传送到未选择的阵列块。

10. 发明授权

US07499304B2 Systems for high bandwidth one time field-programmable memory 有权
标题翻译：高带宽一次现场可编程存储器系统
公开(公告)号：US07499304B2
公开(公告)日：2009-03-03
申请号：US11461419
申请日：2006-07-31
申请人： Roy E. Scheuerlein , Christopher J. Petti
发明人： Roy E. Scheuerlein , Christopher J. Petti
IPC分类号： G11C11/00
CPC分类号： G11C17/16 , G11C17/165
摘要： A one-time field programmable (OTP) memory cell with related manufacturing and programming techniques is disclosed. An OTP memory cell in accordance with one embodiment includes at least one resistance change element in series with a steering element. The memory cell is field programmed using a reverse bias operation that can reduce leakage currents through the array as well as decrease voltage levels that driver circuitry must normally produce in program operations. An array of memory cells can be fabricated by switching the memory cells from their initial virgin state to a second resistance state during the manufacturing process. In one embodiment, the factory switching operation can include popping an anti-fuse of each memory cell to set them into the second resistance state. The array of memory cells in the second resistance state are provided to an end-user. Control circuitry is also provided with the memory array that can switch the resistance of selected cells back toward their initial resistance state to program the array in accordance with data received from a user or host device.
摘要翻译：公开了具有相关制造和编程技术的一次性现场可编程（OTP）存储单元。根据一个实施例的OTP存储器单元包括与转向元件串联的至少一个电阻变化元件。使用反向偏置操作来对存储单元进行现场编程，该反向偏压操作可以减少通过阵列的漏电流，以及降低驱动电路在程序运行中通常产生的电压电平。可以通过在制造过程中将存储器单元从其初始状态切换到第二电阻状态来制造存储器单元阵列。在一个实施例中，出厂切换操作可以包括弹出每个存储单元的反熔丝以使它们成为第二电阻状态。将第二电阻状态的存储单元的阵列提供给终端用户。控制电路还具有存储器阵列，其可以将所选择的单元的电阻切换回其初始电阻状态，以根据从用户或主机设备接收的数据对阵列进行编程。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式