专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07330008B2 Apparatus for sensing position of vehicle seat 有权
标题翻译：用于检测车辆座椅位置的装置
公开(公告)号：US07330008B2
公开(公告)日：2008-02-12
申请号：US11371585
申请日：2006-03-09
申请人： Cheol-Seob Lee , Seok-Il Kim , Dug-Su Yang , You-Sik Choi
发明人： Cheol-Seob Lee , Seok-Il Kim , Dug-Su Yang , You-Sik Choi
IPC分类号： G05B5/00
CPC分类号： B60N2/06 , B60N2002/0272 , B60R21/01554
摘要： An apparatus for detecting a vehicle seat position is disclosed. The apparatus includes a hall sensor for detecting a target position according to a flux variation; a first power-supply unit for activating the hall sensor in an active period of a received drive-voltage pulse; and a second power-supply unit for providing an auxiliary power-supply signal to activate the hall sensor in an inactive period of the drive-voltage pulse. Therefore, the apparatus can effectively address two-pin hall sensor's problems caused by hysteresis characteristics.
摘要翻译：公开了一种用于检测车辆座椅位置的装置。该装置包括：霍尔传感器，用于根据磁通量变化检测目标位置; 第一电源单元，用于在接收的驱动电压脉冲的有效期内激活霍尔传感器; 以及第二电源单元，用于在所述驱动电压脉冲的无效时段中提供辅助电源信号以激活所述霍尔传感器。因此，该装置可以有效地解决由迟滞特性引起的两针霍尔传感器的问题。

2. 发明授权

US08462534B2 Memory module cutting off DM pad leakage current 有权
标题翻译：内存模块切断DM焊盘漏电流
公开(公告)号：US08462534B2
公开(公告)日：2013-06-11
申请号：US13430860
申请日：2012-03-27
申请人： Seok-Il Kim , You-Keun Han , Seung-Jin Seo
发明人： Seok-Il Kim , You-Keun Han , Seung-Jin Seo
IPC分类号： G11C5/02
CPC分类号： G11C7/1078 , G11C5/06 , G11C7/1084 , G11C11/4093 , G11C2207/105
摘要： A memory module includes: an ODT circuit on a memory device and including pull-up and pull-down resistors connected between pull-up and pull-down transistors. A data masking (DM) pad is provided in a tap region of the module board. A current leakage monitoring unit is also provided and receives a ground state signal from the DM pad and a bit configuration signal from the memory device and disables the pull-up transistors to cut off a current path between the pull-up resistors of the ODT circuit and the DM pad during a ODT enable mode.
摘要翻译：存储器模块包括：存储器件上的ODT电路，并且包括连接在上拉和下拉晶体管之间的上拉和下拉电阻。在模块板的抽头区域中提供数据屏蔽（DM）焊盘。还提供电流泄漏监测单元并接收来自DM焊盘的基态信号和来自存储器件的位配置信号，并禁止上拉晶体管截止ODT电路的上拉电阻之间的电流通路和ODT使能模式下的DM焊盘。

3. 发明授权

US07930465B2 Determining operation mode for semiconductor memory device 有权
标题翻译：确定半导体存储器件的工作模式
公开(公告)号：US07930465B2
公开(公告)日：2011-04-19
申请号：US11256580
申请日：2005-10-21
申请人： Seok-Il Kim , Young-Man Ahn , Byung-Se So , Seung-Jin Seo
发明人： Seok-Il Kim , Young-Man Ahn , Byung-Se So , Seung-Jin Seo
IPC分类号： G06F12/00
CPC分类号： G11C29/46 , G11C11/401
摘要： A semiconductor memory device capable of determining an operation mode by using states of data pins, and an operation mode determining method for the same are disclosed. The semiconductor memory device includes at least one MRS input pad, at least one data input pad, and an operation mode determining circuit. The operation mode determining circuit generates an operation mode determining signal, when an MRS command input through the MRS input pad corresponds to a predetermined MRS command and data signals input through the data input pad or pads include a predetermined combination. Accordingly, the efficiency in the manufacturing and producing processes may be improved by determining the operation mode of the semiconductor memory device in a module assembly process.
摘要翻译：公开了能够通过使用数据引脚的状态来确定操作模式的半导体存储器件及其操作模式确定方法。半导体存储器件包括至少一个MRS输入焊盘，至少一个数据输入焊盘和操作模式确定电路。当通过MRS输入焊盘输入的MRS命令对应于预定的MRS命令并且通过数据输入焊盘或焊盘输入的数据信号包括预定的组合时，操作模式确定电路产生操作模式确定信号。因此，可以通过在模块组装过程中确定半导体存储器件的操作模式来改善制造和制造工艺中的效率。

4. 发明申请

US20120239903A1 ADDRESS TRANSFORMING CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE SAME 有权
标题翻译：地址变换电路和包括其的半导体存储器件
公开(公告)号：US20120239903A1
公开(公告)日：2012-09-20
申请号：US13343803
申请日：2012-01-05
申请人： Seok-Il Kim , You-Keun Han , Sung-Ho Choi
发明人： Seok-Il Kim , You-Keun Han , Sung-Ho Choi
IPC分类号： G06F12/00
CPC分类号： G06F12/0207 , G11C8/04 , G11C8/06
摘要： An address transforming circuit that can change a memory mapping when a system is booted includes a switch control signal generating circuit and an address transforming unit. The switch control signal generating circuit generates alternately enabled switch control signals synchronized with a reset signal. The address transforming unit transforms bits of a first address to generate a second address in response to the switch control signals. Accordingly, a semiconductor memory device including the address transforming circuit has a long lifetime and high reliability.
摘要翻译：一种在系统引导时能够改变存储器映射的地址变换电路包括开关控制信号发生电路和地址变换单元。开关控制信号发生电路产生与复位信号同步的交替使能的开关控制信号。地址变换单元响应于开关控制信号，变换第一地址的位以产生第二地址。因此，包括地址变换电路的半导体存储器件具有长寿命和高可靠性。

5. 发明授权

US08159853B2 Memory module cutting off DM pad leakage current 有权
标题翻译：内存模块切断DM焊盘漏电流
公开(公告)号：US08159853B2
公开(公告)日：2012-04-17
申请号：US12693010
申请日：2010-01-25
申请人： Seok-Il Kim , You-Keun Han , Seung-Jin Seo
发明人： Seok-Il Kim , You-Keun Han , Seung-Jin Seo
IPC分类号： G11C5/02
CPC分类号： G11C7/1078 , G11C5/06 , G11C7/1084 , G11C11/4093 , G11C2207/105
摘要： A memory module includes: an ODT circuit on a memory device and including pull-up and pull-down resistors connected between pull-up and pull-down transistors. A data masking (DM) pad is provided in a tap region of the module board. A current leakage monitoring unit is also provided and receives a ground state signal from the DM pad and a bit configuration signal from the memory device and disables the pull-up transistors to cut off a current path between the pull-up resistors of the ODT circuit and the DM pad during a ODT enable mode.
摘要翻译：存储器模块包括：存储器件上的ODT电路，并且包括连接在上拉和下拉晶体管之间的上拉和下拉电阻。在模块板的抽头区域中提供数据屏蔽（DM）焊盘。还提供电流泄漏监测单元并接收来自DM焊盘的基态信号和来自存储器件的位配置信号，并禁止上拉晶体管截止ODT电路的上拉电阻之间的电流通路和ODT使能模式下的DM焊盘。

6. 发明申请

US20110115509A1 Semiconductor Devices Including Design for Test Capabilities and Semiconductor Modules and Test Systems Including Such Devices 有权
标题翻译：包括用于测试能力的设计的半导体器件和包括这些器件的半导体模块和测试系统
公开(公告)号：US20110115509A1
公开(公告)日：2011-05-19
申请号：US12915314
申请日：2010-10-29
申请人： Seok-Il Kim , Ho-Suk Lee , You-Keun Han , Yang-Ki Kim
发明人： Seok-Il Kim , Ho-Suk Lee , You-Keun Han , Yang-Ki Kim
IPC分类号： G01R31/3187
CPC分类号： G01R31/31717 , G01R31/2884 , G01R31/3004 , G01R31/3185 , H01L22/34
摘要： A semiconductor device includes a resistor terminal, a reference voltage generator and a detector. The resistor terminal is connected to an external resistor. The reference voltage generator generates at least one reference voltage. The detector generates a detection signal based at least in part on a resistor terminal voltage and the at least one reference voltage. The detection signal indicates a state of an electrical connection to the resistor terminal. The resistor terminal voltage is a voltage at the resistor terminal.
摘要翻译：半导体器件包括电阻器端子，参考电压发生器和检测器。电阻端子连接到外部电阻。参考电压发生器产生至少一个参考电压。检测器至少部分地基于电阻器端子电压和至少一个参考电压产生检测信号。检测信号表示与电阻端子的电连接的状态。电阻端子电压是电阻端子处的电压。

7. 发明授权

US09128817B2 Address transforming circuit and semiconductor memory device including the same 有权
标题翻译：地址变换电路和包括其的半导体存储器件
公开(公告)号：US09128817B2
公开(公告)日：2015-09-08
申请号：US13343803
申请日：2012-01-05
申请人： Seok-Il Kim , You-Keun Han , Sung-Ho Choi
发明人： Seok-Il Kim , You-Keun Han , Sung-Ho Choi
IPC分类号： G11C8/04 , G06F12/02 , G11C8/06
CPC分类号： G06F12/0207 , G11C8/04 , G11C8/06
摘要： An address transforming circuit that can change a memory mapping when a system is booted includes a switch control signal generating circuit and an address transforming unit. The switch control signal generating circuit generates alternately enabled switch control signals synchronized with a reset signal. The address transforming unit transforms bits of a first address to generate a second address in response to the switch control signals. Accordingly, a semiconductor memory device including the address transforming circuit has a long lifetime and high reliability.
摘要翻译：一种在系统引导时能够改变存储器映射的地址变换电路包括开关控制信号发生电路和地址变换单元。开关控制信号发生电路产生与复位信号同步的交替使能的开关控制信号。地址变换单元响应于开关控制信号，变换第一地址的位以产生第二地址。因此，包括地址变换电路的半导体存储器件具有长寿命和高可靠性。

8. 发明授权

US08576637B2 Memory module including memory buffer and memory system having the same 有权
标题翻译：内存模块包括内存缓冲区和具有相同内存的系统
公开(公告)号：US08576637B2
公开(公告)日：2013-11-05
申请号：US12959504
申请日：2010-12-03
申请人： Soon-Deok Jang , Seok-Il Kim , Seung-Jin Seo , You-Keun Han
发明人： Soon-Deok Jang , Seok-Il Kim , Seung-Jin Seo , You-Keun Han
IPC分类号： G11C7/10
CPC分类号： G11C7/1045 , G11C5/04 , G11C29/02 , G11C29/022
摘要： A memory buffer selecting between a parallel test mode and a mode register control mode, and a memory module and memory system having the memory buffer are disclosed. The memory buffer includes a control circuit and a mode selecting circuit. The control circuit generates a mode control signal based on a first chip selecting signal, a second chip selecting signal, a row address signal, a column address signal, and a write enable signal. The mode selecting circuit selects one of a parallel test mode and a mode register control mode in response to the mode control signal.
摘要翻译：公开了一种在并行测试模式和模式寄存器控制模式之间选择的存储器缓冲器，以及具有存储器缓冲器的存储器模块和存储器系统。存储器缓冲器包括控制电路和模式选择电路。控制电路基于第一芯片选择信号，第二芯片选择信号，行地址信号，列地址信号和写使能信号来生成模式控制信号。模式选择电路响应于模式控制信号选择并行测试模式和模式寄存器控制模式中的一种。

9. 发明授权

US07965530B2 Memory modules and memory systems having the same 有权
标题翻译：存储器模块和具有相同功能的存储器系统
公开(公告)号：US07965530B2
公开(公告)日：2011-06-21
申请号：US12330351
申请日：2008-12-08
申请人： You-Keun Han , Seung-Jin Seo , Kwan-Yong Jin , Jung-Hwan Choi , Jong-Hoon Kim , Seok-Il Kim , Joo-Sun Choi
发明人： You-Keun Han , Seung-Jin Seo , Kwan-Yong Jin , Jung-Hwan Choi , Jong-Hoon Kim , Seok-Il Kim , Joo-Sun Choi
IPC分类号： G11C5/02
CPC分类号： G11C5/04 , G11C5/02 , G11C7/1027 , G11C7/1045 , G11C7/1051 , G11C7/1066 , G11C7/22 , G11C11/4076 , G11C11/4096 , G11C2207/107 , G11C2207/2272
摘要： A memory module includes a plurality of data ports configured to receive/transmit associated data and a plurality of memory devices. The plurality of memory devices include a first set of the memory devices in at least one rank, each memory device of the first set being coupled to each of the associated data ports, and a second set of the memory devices in at least one other rank, each memory device of the second set being configured to receive/transmit the associated data for the memory device through at least each associated memory device of the first set.
摘要翻译：存储器模块包括被配置为接收/发送关联数据的多个数据端口和多个存储器件。所述多个存储器件包括至少一个等级的第一组存储器件，第一组的每个存储器件耦合到每个相关联的数据端口，以及在至少一个其它级中的第二组存储器件，所述第二组的每个存储器件被配置为通过所述第一组的至少每个相关联的存储器装置接收/发送所述存储器设备的相关联的数据。

10. 发明申请

US20070171740A1 Semiconductor memory module and semiconductor memory device 有权
标题翻译：半导体存储器模块和半导体存储器件
公开(公告)号：US20070171740A1
公开(公告)日：2007-07-26
申请号：US11540607
申请日：2006-10-02
申请人： Seok-Il Kim , You-Keun Han , Hoe-Ju Chung , Young-Man Ahn
发明人： Seok-Il Kim , You-Keun Han , Hoe-Ju Chung , Young-Man Ahn
IPC分类号： G11C29/00 , G11C7/00
CPC分类号： G11C29/02 , G11C5/04 , G11C29/025 , H05K1/0268 , H05K1/181
摘要： A semiconductor memory module and a semiconductor memory device are disclosed. In one embodiment, the invention provides a semiconductor memory module comprising a circuit board, a plurality of semiconductor memory devices adapted to operate during a test mode and a normal operation mode and mounted on the circuit board, a first signal line set comprising a plurality of first signal lines connected to the plurality of semiconductor memory devices, and a plurality of second signal line sets. Each semiconductor memory device comprises first terminals adapted to receive first signals from the first signal lines, second terminals connected to a corresponding one of the second signal line sets, a third terminal adapted to receive an enable signal during the test mode, and a signal transmitting unit adapted to output second signals to the second terminals in response to the enable signal.
摘要翻译：公开了半导体存储器模块和半导体存储器件。在一个实施例中，本发明提供了一种半导体存储器模块，包括电路板，多个半导体存储器件，适于在测试模式和正常操作模式下操作并安装在电路板上，第一信号线组包括多个连接到多个半导体存储器件的第一信号线，以及多个第二信号线组。每个半导体存储器件包括适于从第一信号线接收第一信号的第一端子，连接到第二信号线组中对应的一个信号线组的第二端子，适于在测试模式期间接收使能信号的第三端子和信号传输该单元适于响应于使能信号将第二信号输出到第二终端。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式