专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09489767B1 Cull streams for fine-grained rendering predication 有权
标题翻译：用于细粒度渲染预测的Cull流
公开(公告)号：US09489767B1
公开(公告)日：2016-11-08
申请号：US11956306
申请日：2007-12-13
申请人： Cass W. Everitt , Franck R. Diard
发明人： Cass W. Everitt , Franck R. Diard
IPC分类号： G06T15/40 , G06T15/80
CPC分类号： G06T15/40 , G06T15/005 , G06T15/405 , G06T15/80
摘要： One embodiment of the present invention sets forth a technique to perform fine-grained rendering predication using an IGPU and a DGPU. A graphics driver divides a 3D object into batches of triangles. The IGPU processes each batch of triangles through a modified rendering pipeline to determine if the batch is culled. The IGPU writes bits into a bitstream corresponding to the visibility of the batches. The DGPU reads bits from the bitstream and performs full-blown rendering, including shading, but only on the batches of triangles whose bit indicates that the batch is visible. Advantageously, this approach to rendering predication provides fine-grained culling without adding unnecessary overhead, thereby optimizing both hardware resources and performance.
摘要翻译：本发明的一个实施例提出了使用IGPU和DGPU执行细粒度渲染预测的技术。图形驱动程序将3D对象分成三个三角形。 IGPU通过修改的渲染管线处理每批三角形，以确定批次是否被剔除。 IGPU将比特写入与批次的可见性相对应的比特流中。 DGPU从比特流中读取比特流，并执行完整的渲染，包括着色，但仅在批次可以看到的批次的三角形中。有利地，这种渲染预测的方法提供了细粒度的淘汰，而不会增加不必要的开销，从而优化硬件资源和性能。

2. 发明授权

US09159156B2 Cull streams for fine-grained rendering predication 有权
标题翻译：用于细粒度渲染预测的Cull流
公开(公告)号：US09159156B2
公开(公告)日：2015-10-13
申请号：US13471383
申请日：2012-05-14
申请人： Cass W. Everitt , Franck R. Diard
发明人： Cass W. Everitt , Franck R. Diard
IPC分类号： G06T1/00 , G06T15/00
CPC分类号： G06T15/005
摘要： One embodiment of the present invention sets forth a technique to perform fine-grained rendering predication using an IGPU. A graphics driver divides a 3D object into batches of triangles. The IGPU processes each batch of triangles through a modified rendering pipeline to determine if the batch is culled. The IGPU writes bits into a bitstream corresponding to the visibility of the batches. Advantageously, this approach to rendering predication provides fine-grained culling without adding unnecessary overhead, thereby optimizing both hardware resources and performance.
摘要翻译：本发明的一个实施例提出了使用IGPU执行细粒度渲染预测的技术。图形驱动程序将3D对象分成三个三角形。 IGPU通过修改的渲染管线处理每批三角形，以确定批次是否被剔除。 IGPU将比特写入与批次的可见性相对应的比特流中。有利地，这种渲染预测的方法提供了细粒度的淘汰，而不会增加不必要的开销，从而优化硬件资源和性能。

3. 发明授权

US08102393B1 Cull streams for fine-grained rendering predication 有权
标题翻译：用于细粒度渲染预测的Cull流
公开(公告)号：US08102393B1
公开(公告)日：2012-01-24
申请号：US11956308
申请日：2007-12-13
申请人： Cass W. Everitt , Franck R. Diard
发明人： Cass W. Everitt , Franck R. Diard
IPC分类号： G06T15/40 , G06T15/50 , G06T15/10 , G06F15/80 , G06F13/14
CPC分类号： G06T15/005 , G06T15/40
摘要： One embodiment of the present invention sets forth a technique to perform fine-grained rendering predication using an IGPU and a DGPU. A graphics driver divides a 3D object into batches of triangles. The IGPU processes each batch of triangles through a modified rendering pipeline to determine if the batch is culled. The IGPU writes bits into a bitstream corresponding to the visibility of the batches. The DGPU reads bits from the bitstream and performs full-blown rendering, including shading, but only on the batches of triangles whose bit indicates that the batch is visible. Advantageously, this approach to rendering predication provides fine-grained culling without adding unnecessary overhead, thereby optimizing both hardware resources and performance.
摘要翻译：本发明的一个实施例提出了使用IGPU和DGPU执行细粒度渲染预测的技术。图形驱动程序将3D对象分成三个三角形。 IGPU通过修改的渲染管线处理每批三角形，以确定批次是否被剔除。 IGPU将比特写入与批次的可见性相对应的比特流中。 DGPU从比特流中读取比特流，并执行完整的渲染，包括着色，但仅在批次可以看到的批次的三角形中。有利地，这种渲染预测的方法提供了细粒度的淘汰，而不会增加不必要的开销，从而优化硬件资源和性能。

4. 发明授权

US08179394B1 Cull streams for fine-grained rendering predication 有权
公开(公告)号：US08179394B1
公开(公告)日：2012-05-15
申请号：US11956309
申请日：2007-12-13
申请人： Cass W. Everitt , Franck R. Diard
发明人： Cass W. Everitt , Franck R. Diard
IPC分类号： G06T15/40 , G06T15/50 , G06T15/10 , G06T1/00 , G06F15/80
CPC分类号： G06T15/40 , G06T2200/28 , G06T2210/12
摘要： One embodiment of the present invention sets forth a technique to perform fine-grained rendering predication using an IGPU and a DGPU. A graphics driver divides a 3D object into batches of triangles. The IGPU processes each batch of triangles through a modified rendering pipeline to determine if the batch is culled. The IGPU writes bits into a bitstream corresponding to the visibility of the batches. The DGPU reads bits from the bitstream and performs full-blown rendering, including shading, but only on the batches of triangles whose bit indicates that the batch is visible. Advantageously, this approach to rendering predication provides fine-grained culling without adding unnecessary overhead, thereby optimizing both hardware resources and performance.

5. 发明授权

US09727521B2 Efficient CPU mailbox read access to GPU memory 有权
公开(公告)号：US09727521B2
公开(公告)日：2017-08-08
申请号：US13620232
申请日：2012-09-14
申请人： Dennis K. Ma , Karan Gupta , Lei Tian , Franck R. Diard , Praveen Jain , Wei-Je Huang , Atul Kalambur
发明人： Dennis K. Ma , Karan Gupta , Lei Tian , Franck R. Diard , Praveen Jain , Wei-Je Huang , Atul Kalambur
IPC分类号： G06F15/167 , G06F15/16 , G06F15/163 , G06F15/173 , G06F15/17
CPC分类号： G06F15/167 , G06F15/16 , G06F15/163 , G06F15/17 , G06F15/173
摘要： Techniques are disclosed for peer-to-peer data transfers where a source device receives a request to read data words from a target device. The source device creates a first and second read command for reading a first portion and a second portion of a plurality of data words from the target device, respectively. The source device transmits the first read command to the target device, and, before a first read operation associated with the first read command is complete, transmits the second read command to the target device. The first and second portions of the plurality of data words are stored in a first and second portion a buffer memory, respectively. Advantageously, an arbitrary number of multiple read operations may be in progress at a given time without using multiple peer-to-peer memory buffers. Performance for large data block transfers is improved without consuming peer-to-peer memory buffers needed by other peer GPUs.

6. 发明授权

US08736617B2 Hybrid graphic display 有权
标题翻译：混合图形显示
公开(公告)号：US08736617B2
公开(公告)日：2014-05-27
申请号：US12185698
申请日：2008-08-04
申请人： Stephen Lew , Bruce R. Intihar , Abraham B. de Waal , David G. Reed , Tony Tamasi , David Wyatt , Franck R. Diard , Brad Simeral
发明人： Stephen Lew , Bruce R. Intihar , Abraham B. de Waal , David G. Reed , Tony Tamasi , David Wyatt , Franck R. Diard , Brad Simeral
IPC分类号： G06F15/16 , G06F15/80
CPC分类号： G06T1/20
摘要： A method of displaying graphics data is described. The method involves accessing the graphics data in a memory subsystem associated with one graphics subsystem. The graphics data is transmitted to a second graphics subsystem, where it is displayed on a monitor coupled to the second graphics subsystem.
摘要翻译：描述显示图形数据的方法。该方法涉及访问与一个图形子系统相关联的存储器子系统中的图形数据。图形数据被发送到第二图形子系统，其中它显示在耦合到第二图形子系统的监视器上。

7. 发明授权

US08295621B1 Data decompression using a geometry shading unit 有权
标题翻译：数据解压缩使用几何阴影单元
公开(公告)号：US08295621B1
公开(公告)日：2012-10-23
申请号：US11956313
申请日：2007-12-13
申请人： Franck R. Diard
发明人： Franck R. Diard
IPC分类号： G06K9/36 , G06K9/46
CPC分类号： G06T9/001 , G06T11/40
摘要： A system and method uses the capabilities of a geometry shader unit within the multi-threaded graphics processor to offload data compression computations from a central processing unit (CPU), reduce the memory needed to store image data, and reduce the bandwidth needed to transfer image data between graphics processors and between a graphics processor and a system memory. The multi-threaded graphics processor is also configured to perform decompression of the variable length compressed data using the geometry shader unit.
摘要翻译：系统和方法使用多线程图形处理器内的几何着色器单元的功能来从中央处理单元（CPU）卸载数据压缩计算，减少存储图像数据所需的存储空间，并减少传输图像所需的带宽图形处理器之间以及图形处理器和系统存储器之间的数据。多线程图形处理器还被配置为使用几何着色器单元来执行可变长度压缩数据的解压缩。

8. 发明授权

US08254701B1 Data compression using a geometry shading unit 有权
标题翻译：数据压缩使用几何阴影单元
公开(公告)号：US08254701B1
公开(公告)日：2012-08-28
申请号：US11956312
申请日：2007-12-13
申请人： Franck R. Diard
发明人： Franck R. Diard
IPC分类号： G06K9/36
CPC分类号： H04N19/436 , G06T9/001 , H04N19/20
摘要： A system and method uses the capabilities of a geometry shader unit within the multi-threaded graphics processor to offload data compression computations from a central processing unit (CPU), reduce the memory needed to store image data, and reduce the bandwidth needed to transfer image data between graphics processors and between a graphics processor and a system memory.
摘要翻译：系统和方法使用多线程图形处理器内的几何着色器单元的功能来从中央处理单元（CPU）卸载数据压缩计算，减少存储图像数据所需的存储空间，并减少传输图像所需的带宽图形处理器之间以及图形处理器和系统存储器之间的数据。

9. 发明授权

US08130227B2 Distributed antialiasing in a multiprocessor graphics system 有权
标题翻译：多处理器图形系统中的分布式抗混叠
公开(公告)号：US08130227B2
公开(公告)日：2012-03-06
申请号：US11383048
申请日：2006-05-12
申请人： Philip Browning Johnson , Brian M. Kelleher , Franck R. Diard
发明人： Philip Browning Johnson , Brian M. Kelleher , Franck R. Diard
IPC分类号： G06T15/00 , G09G5/00 , G06F15/16
CPC分类号： G06T15/503 , G06T2200/28 , G06T2210/52
摘要： Multiprocessor graphics systems support distributed antialiasing. In one embodiment, two (or more) graphics processors each render a version of the same image, with a difference in the sampling location (or locations) used for each pixel. A display head combines corresponding pixels generated by different graphics processors to produce an antialiased image. This distributed antialiasing technique can be scaled to any number of graphics processors.
摘要翻译：多处理器图形系统支持分布式抗锯齿。在一个实施例中，两个（或多个）图形处理器各自呈现相同图像的版本，其中每个像素使用的采样位置（或位置）有差异。显示头组合由不同图形处理器生成的相应像素以产生抗锯齿图像。这种分布式抗锯齿技术可以扩展到任意数量的图形处理器。

10. 发明授权

US07616207B1 Graphics processing system including at least three bus devices 有权
标题翻译：图形处理系统包括至少三个总线设备
公开(公告)号：US07616207B1
公开(公告)日：2009-11-10
申请号：US11114475
申请日：2005-04-25
申请人： Franck R. Diard , Michael B. Diamond
发明人： Franck R. Diard , Michael B. Diamond
IPC分类号： G06T1/20 , G06F15/16 , G06F15/80
CPC分类号： G06T15/005 , G06T1/20 , G06T2210/52
摘要： Multichip graphics processing subsystems include at least three distinct graphics devices (e.g., expansion cards) coupled to a high-speed bus (e.g., a PCI Express bus) and operable in a distributed rendering mode. One of the graphics devices provides pixel data to a display device, and at least one of the other graphics devices transfers the pixel data it generates to another of the devices via the bus to be displayed. Where the high-speed bus provides data transfer lanes, allocation of lanes among the graphics devices can be optimized.
摘要翻译：多芯片图形处理子系统包括耦合到高速总线（例如，PCI Express总线）并可在分布式渲染模式下操作的至少三个不同的图形设备（例如，扩展卡）。其中一个图形设备向显示设备提供像素数据，并且至少其中一个图形设备经由要显示的总线将其生成的像素数据传送到另一设备。在高速总线提供数据传输通道的地方，可以优化图形设备之间的通道分配。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式