专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130088927A1 SYSTEM AND METHOD FOR GENERATING A CLOCK 有权
标题翻译：用于产生时钟的系统和方法
公开(公告)号：US20130088927A1
公开(公告)日：2013-04-11
申请号：US13253822
申请日：2011-10-05
申请人： Annie-Li-Keow Lum , Derek C. Tao , Bing Wang
发明人： Annie-Li-Keow Lum , Derek C. Tao , Bing Wang
IPC分类号： G11C8/18 , G11C7/10 , G11C7/00
CPC分类号： G11C7/222 , G11C11/412 , G11C11/413
摘要： A first clock is received by a memory macro. In response to a first clock transition of the first clock, a first transition of a second clock and of a third clock is generated. A tracking transition of a tracking signal is caused by the second clock. Based on a later transition of a second clock transition of the first clock and the tracking transition of the tracking signal, a second transition of the third clock is generated. The third clock is for use by an input-output of the memory macro.
摘要翻译：存储器宏接收到第一个时钟。响应于第一时钟的第一时钟转换，产生第二时钟和第三时钟的第一转换。跟踪信号的跟踪转换是由第二个时钟引起的。基于第一时钟的第二时钟转换和跟踪信号的跟踪转变的稍后转换，产生第三时钟的第二转换。第三个时钟由内存宏的输入输出使用。

2. 发明授权

US08619478B2 System and method for generating a clock 有权
标题翻译：用于产生时钟的系统和方法
公开(公告)号：US08619478B2
公开(公告)日：2013-12-31
申请号：US13253822
申请日：2011-10-05
申请人： Annie-Li-Keow Lum , Derek C. Tao , Bing Wang
发明人： Annie-Li-Keow Lum , Derek C. Tao , Bing Wang
IPC分类号： G11C7/10
CPC分类号： G11C7/222 , G11C11/412 , G11C11/413
摘要： A first clock is received by a memory macro. In response to a first clock transition of the first clock, a first transition of a second clock and of a third clock is generated. A tracking transition of a tracking signal is caused by the second clock. Based on a later transition of a second clock transition of the first clock and the tracking transition of the tracking signal, a second transition of the third clock is generated. The third clock is for use by an input-output of the memory macro.
摘要翻译：存储器宏接收到第一个时钟。响应于第一时钟的第一时钟转换，产生第二时钟和第三时钟的第一转换。跟踪信号的跟踪转换是由第二个时钟引起的。基于第一时钟的第二时钟转换和跟踪信号的跟踪转变的稍后转换，产生第三时钟的第二转换。第三个时钟由内存宏的输入输出使用。

3. 发明授权

US08605523B2 Tracking capacitive loads 有权
标题翻译：跟踪容性负载
公开(公告)号：US08605523B2
公开(公告)日：2013-12-10
申请号：US13399877
申请日：2012-02-17
申请人： Derek C. Tao , Young Seog Kim , Kuoyuan (Peter) Hsu , Bing Wang , Annie-Li-Keow Lum
发明人： Derek C. Tao , Young Seog Kim , Kuoyuan (Peter) Hsu , Bing Wang , Annie-Li-Keow Lum
IPC分类号： G11C7/00
CPC分类号： G11C29/24 , G11C7/222 , G11C11/41 , G11C29/50012 , G11C2029/5002
摘要： A time delay is determined to cover a timing of a memory cell in a memory macro having a tracking circuit. Based on the time delay, a capacitance corresponding to the time delay is determined. A capacitor having the determined capacitance is utilized. The capacitor is coupled to a first data line of a tracking cell of the tracking circuit. A first transition of the first data line causes a first transition of a second data line of the memory cell.
摘要翻译：确定时间延迟以覆盖具有跟踪电路的存储器宏中的存储器单元的定时。基于时间延迟，确定与时间延迟相对应的电容。使用具有确定的电容的电容器。电容器耦合到跟踪电路的跟踪单元的第一数据线。第一数据线的第一转变导致存储器单元的第二数据线的第一转变。

4. 发明授权

US08942053B2 Generating and amplifying differential signals 有权
标题翻译：生成和放大差分信号
公开(公告)号：US08942053B2
公开(公告)日：2015-01-27
申请号：US13535075
申请日：2012-06-27
申请人： Chung-Ji Lu , Hung-Jen Liao , Cheng Hung Lee , Derek C. Tao , Annie-Li-Keow Lum , Hong-Chen Cheng
发明人： Chung-Ji Lu , Hung-Jen Liao , Cheng Hung Lee , Derek C. Tao , Annie-Li-Keow Lum , Hong-Chen Cheng
IPC分类号： G11C7/02 , G11C7/06
CPC分类号： G11C7/067 , G11C7/065
摘要： A circuit includes a first node, a second node, a first current mirror circuit, and a second current mirror circuit. The first current mirror circuit has a reference end and a mirrored end. The reference end of the first current mirror circuit is coupled to the first node, and the mirrored end of the first current mirror circuit is coupled to the second node. The second current mirror circuit has a reference end and a mirrored end. The reference end of the second current mirror circuit is coupled to the second node, and the mirrored end of the second current mirror circuit is coupled to the first node.
摘要翻译：电路包括第一节点，第二节点，第一电流镜电路和第二电流镜电路。第一电流镜电路具有参考端和镜像端。第一电流镜电路的参考端耦合到第一节点，并且第一电流镜电路的镜像端耦合到第二节点。第二电流镜电路具有参考端和镜像端。第二电流镜电路的参考端耦合到第二节点，并且第二电流镜电路的镜像端耦合到第一节点。

5. 发明授权

US08223571B2 Generating and amplifying differential signals 有权
标题翻译：生成和放大差分信号
公开(公告)号：US08223571B2
公开(公告)日：2012-07-17
申请号：US12839575
申请日：2010-07-20
申请人： Chung-Ji Lu , Hung-Jen Liao , Cheng Hung Lee , Derek C. Tao , Annie-Li-Keow Lum , Hong-Chen Cheng
发明人： Chung-Ji Lu , Hung-Jen Liao , Cheng Hung Lee , Derek C. Tao , Annie-Li-Keow Lum , Hong-Chen Cheng
IPC分类号： G11C7/02
CPC分类号： G11C7/067 , G11C7/065
摘要： A circuit includes a first left transistor having a first left drain, a first left gate, and a first left source; a second left transistor having a second left drain, a second left gate, and a second left source; a third left transistor having a third left drain, a third left gate, and a third left source; a first right transistor having a first right drain, a first right gate, and a first right source; a second right transistor having a second right drain, a second right gate, and a second right source; a third right transistor having a third right drain, a third right gate, and a third right source; a left node electrically coupling the first left drain, the second left drain, the second left gate, the third right gate, and the third left drain; and a right node electrically coupling the first right drain, the second right drain, the second right gate, the third left gate, and the third right drain.
摘要翻译：电路包括具有第一左漏极，第一左栅极和第一左源的第一左晶体管; 第二左晶体管，具有第二左漏极，第二左栅极和第二左源极; 第三左晶体管，具有第三左漏极，第三左栅极和第三左源; 第一右晶体管，具有第一右漏极，第一右栅极和第一右源; 第二右晶体管，具有第二右漏极，第二右栅极和第二右源; 第三右晶体管，具有第三右漏极，第三右栅极和第三右源; 左节点，电耦合第一左排水口，第二左排水管，第二左闸门，第三右闸门和第三左排水管; 以及电连接第一右排水管，第二右排水管，第二右浇口，第三左浇口和第三右排水沟的右节点。

6. 发明授权

US08300491B2 Multiple bitcells tracking scheme for semiconductor memories 有权
标题翻译：用于半导体存储器的多位单元跟踪方案
公开(公告)号：US08300491B2
公开(公告)日：2012-10-30
申请号：US12868909
申请日：2010-08-26
申请人： Derek C. Tao , Annie-Li-Keow Lum , Chung-Ji Lu
发明人： Derek C. Tao , Annie-Li-Keow Lum , Chung-Ji Lu
IPC分类号： G11C8/00
CPC分类号： G11C29/50012 , G11C11/41
摘要： A semiconductor memory segment includes a first memory bank having a first tracking cell disposed in a first tracking column. A second memory bank includes a second tracking cell disposed in a second tracking column. A first tracking circuit is coupled to the first and second tracking cells and is configured to output a first signal to memory control circuitry when the first and second tracking cells are accessed. The memory control circuitry is configured to set a clock based on the first signal.
摘要翻译：半导体存储器段包括具有设置在第一跟踪列中的第一跟踪单元的第一存储体。第二存储器组包括设置在第二跟踪列中的第二跟踪单元。第一跟踪电路耦合到第一和第二跟踪单元，并且被配置为当第一和第二跟踪单元被访问时，将第一信号输出到存储器控制电路。存储器控制电路被配置为基于第一信号设置时钟。

7. 发明申请

US20090285010A1 Write Assist Circuit for Improving Write Margins of SRAM Cells 有权
标题翻译：写辅助电路，以提高SRAM单元的写裕度
公开(公告)号：US20090285010A1
公开(公告)日：2009-11-19
申请号：US12253735
申请日：2008-10-17
申请人： Derek C. Tao , Annie-Li-Keow Lum , Chung-Ji Lu , Subramani Kengeri
发明人： Derek C. Tao , Annie-Li-Keow Lum , Chung-Ji Lu , Subramani Kengeri
IPC分类号： G11C11/00 , G11C7/00 , G11C7/10
CPC分类号： G11C11/413
摘要： A memory circuit includes a memory array, which further includes a plurality of memory cells arranged in rows and columns; a plurality of first bit-lines, each connected to a column of the memory array; and a plurality of write-assist latches, each connected to one of the plurality of first bit-lines. Each of the plurality of write-assist latches is configured to increase a voltage on a connecting one of the plurality of first bit-lines.
摘要翻译：存储器电路包括存储器阵列，其还包括以行和列排列的多个存储单元; 多个第一位线，每个第一位线连接到存储器阵列的一列; 以及多个写入辅助锁存器，每个写入辅助锁存器连接到多个第一位线之一。多个写入辅助锁存器中的每一个被配置为增加多个第一位线中的一个连接上的电压。

8. 发明授权

US09087565B2 Pre-charging a data line 有权
标题翻译：预充电数据线
公开(公告)号：US09087565B2
公开(公告)日：2015-07-21
申请号：US13793815
申请日：2013-03-11
申请人： Annie-Li-Keow Lum , Derek C. Tao
发明人： Annie-Li-Keow Lum , Derek C. Tao
IPC分类号： G11C7/00 , G11C7/12 , G11C7/10 , G11C11/419
CPC分类号： G11C11/419 , G11C7/1048 , G11C7/12
摘要： A control circuit includes a data driver, a charge circuit, and a first data line coupled with the data driver and the charge circuit. The charge circuit is configured to charge the first data line when the first data line is selected for accessing a memory cell corresponding to the first data line and to not charge the first data line when the first data line is not selected for accessing the memory cell. The data driver, based on a first control signal, is configured to transfer a signal on the first data line to an output of the data driver.
摘要翻译：控制电路包括数据驱动器，充电电路和与数据驱动器和充电电路耦合的第一数据线。所述充电电路被配置为当所述第一数据线被选择用于对与所述第一数据线相对应的存储单元进行访问时对所述第一数据线进行充电，并且当所述第一数据线未被选择用于访问所述存储器单元时，。基于第一控制信号的数据驱动器被配置为将第一数据线上的信号传送到数据驱动器的输出。

9. 发明授权

US08913440B2 Tracking mechanisms 有权
标题翻译：跟踪机制
公开(公告)号：US08913440B2
公开(公告)日：2014-12-16
申请号：US13253749
申请日：2011-10-05
申请人： Derek C. Tao , Annie-Li-Keow Lum , Yukit Tang , Kuoyuan (Peter) Hsu
发明人： Derek C. Tao , Annie-Li-Keow Lum , Yukit Tang , Kuoyuan (Peter) Hsu
IPC分类号： G11C7/10 , G11C11/419
CPC分类号： G11C7/222 , G11C7/10 , G11C7/1051 , G11C11/419
摘要： A tracking edge of a tracking signal is activated. A buffer is turned off and a latching circuit is turned on, based on the tracking edge of the tracking signal. A buffer output of the buffer is coupled to a latch output of the latching circuit at a node. The buffer receives a data line of a memory macro.
摘要翻译：跟踪信号的跟踪边缘被激活。基于跟踪信号的跟踪边缘，缓冲器被关闭并且锁存电路被接通。缓冲器的缓冲器输出耦合到节点处的锁存电路的锁存器输出。缓冲区接收一个内存宏的数据行。

10. 发明申请

US20120020176A1 GENERATING AND AMPLIFYING DIFFERENTIAL SIGNALS 有权
标题翻译：生成和放大差分信号
公开(公告)号：US20120020176A1
公开(公告)日：2012-01-26
申请号：US12839575
申请日：2010-07-20
申请人： Chung-Ji Lu , Hung-Jen Liao , Cheng Hung Lee , Derek C. Tao , Annie-Li-Keow Lum , Hong-Chen Cheng
发明人： Chung-Ji Lu , Hung-Jen Liao , Cheng Hung Lee , Derek C. Tao , Annie-Li-Keow Lum , Hong-Chen Cheng
IPC分类号： G11C7/06 , H03F3/45
CPC分类号： G11C7/067 , G11C7/065
摘要： Some embodiments regard a circuit comprising: a first left transistor having a first left drain, a first left gate, and a first left source; a second left transistor having a second left drain, a second left gate, and a second left source; a third left transistor having a third left drain, a third left gate, and a third left source; a first right transistor having a first right drain, a first right gate, and a first right source; a second right transistor having a second right drain, a second right gate, and a second right source; a third right transistor having a third right drain, a third right gate, and a third right source; a left node electrically coupling the first left drain, the second left drain, the second left gate, the third right gate, and the third left drain; and a right node electrically coupling the first right drain, the second right drain, the second right gate, the third left gate, and the third right drain.
摘要翻译：一些实施例涉及一种电路，包括：具有第一左漏极，第一左栅极和第一左源的第一左晶体管; 第二左晶体管，具有第二左漏极，第二左栅极和第二左源极; 第三左晶体管，具有第三左漏极，第三左栅极和第三左源; 第一右晶体管，具有第一右漏极，第一右栅极和第一右源; 第二右晶体管，具有第二右漏极，第二右栅极和第二右源; 第三右晶体管，具有第三右漏极，第三右栅极和第三右源; 左节点，电耦合第一左排水口，第二左排水管，第二左闸门，第三右闸门和第三左排水管; 以及电连接第一右排水管，第二右排水管，第二右浇口，第三左浇口和第三右排水沟的右节点。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式