专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09423847B2 Method and apparatus for transitioning a system to an active disconnect state 有权
标题翻译：用于将系统转换到主动断开状态的方法和装置
公开(公告)号：US09423847B2
公开(公告)日：2016-08-23
申请号：US13332280
申请日：2011-12-20
申请人： Alexander J. Branover , Krishna S Bernucho , Maurice B Steinman , Ming L. So , Mom-Eng Ng , Xiaogang Zheng , Paul Blinzer , Francisco L Duran , Walter G. Fry , Ali Ibrahim , Andrew W. Lueck , Dan P Shimizu , Gary H. Simpson , Laura M. Smith
发明人： Alexander J. Branover , Krishna S Bernucho , Maurice B Steinman , Ming L. So , Mom-Eng Ng , Xiaogang Zheng , Paul Blinzer , Francisco L Duran , Walter G. Fry , Ali Ibrahim , Andrew W. Lueck , Dan P Shimizu , Gary H. Simpson , Laura M. Smith
IPC分类号： G06F1/32
CPC分类号： G06F1/3203 , G06F1/3206
摘要： A processor includes a processor core and a power management controller operable to receive a timer event, store the timer event, generate a hardware system sleep command to enter a hardware system sleep state, and restore the timer event upon exiting from the hardware system sleep state.
摘要翻译：处理器包括处理器核心和功率管理控制器，其可操作以接收定时器事件，存储定时器事件，生成硬件系统睡眠命令以进入硬件系统睡眠状态，以及在退出硬件系统睡眠状态时恢复定时器事件。

2. 发明申请

US20130159750A1 METHOD AND APPARATUS FOR TRANSITIONING A SYSTEM TO AN ACTIVE DISCONNECT STATE 有权
标题翻译：将系统过渡到活动断开状态的方法和装置
公开(公告)号：US20130159750A1
公开(公告)日：2013-06-20
申请号：US13332280
申请日：2011-12-20
申请人： Alexander J. Branover , Krishna S. Bernucho , Maurice B. Steinman , Ming L. So , Mom-Eng Ng , Xiaogang Zheng , Paul Blinzer , Francisco L. Duran , Walter G. Fry , Ali Ibrahim , Andrew W. Lueck , Dan P. Shimizu , Gary H. Simpson , Laura M. Smith
发明人： Alexander J. Branover , Krishna S. Bernucho , Maurice B. Steinman , Ming L. So , Mom-Eng Ng , Xiaogang Zheng , Paul Blinzer , Francisco L. Duran , Walter G. Fry , Ali Ibrahim , Andrew W. Lueck , Dan P. Shimizu , Gary H. Simpson , Laura M. Smith
IPC分类号： G06F1/32
CPC分类号： G06F1/3203 , G06F1/3206
摘要： A processor includes a processor core and a power management controller operable to receive a timer event, store the timer event, generate a hardware system sleep command to enter a hardware system sleep state, and restore the timer event upon exiting from the hardware system sleep state.
摘要翻译：处理器包括处理器核心和功率管理控制器，其可操作以接收定时器事件，存储定时器事件，生成硬件系统睡眠命令以进入硬件系统睡眠状态，以及在退出硬件系统睡眠状态时恢复定时器事件。

3. 发明申请

US20090183245A1 Limited Functionality Mode for Secure, Remote, Decoupled Computer Ownership 审中-公开
标题翻译：有限的功能模式，用于安全，远程，去耦计算机所有权
公开(公告)号：US20090183245A1
公开(公告)日：2009-07-16
申请号：US11972351
申请日：2008-01-10
申请人： Gary H. Simpson , Geoffrey Strongin , Andrew R. Rawson , Garth D. Hillman , Ralf Findeisen
发明人： Gary H. Simpson , Geoffrey Strongin , Andrew R. Rawson , Garth D. Hillman , Ralf Findeisen
IPC分类号： H04L9/32
CPC分类号： G06F21/62 , G06F21/70 , G06F2221/2137
摘要： In one embodiment, a computer system comprises one or more components and a secure computing environment coupled to the components. The secure computing environment is configured to program at least one of the components to enter a limited functionality mode responsive to expiration of a use right to the computer system, wherein operation of the computer system in the limited functionality mode is reduced compared to operation when the use right has not expired. The secure computing environment is configured to monitor the components in the limited functionality mode to detect that a limited functionality mode configuration has been modified by an unauthorized entity and to cause the computer system to enter a second mode in which operation of the computer system is reduced compared to operation in the limited functionality mode in response. In another embodiment, the secure computing environment detects a non-temporal event that indicates a violation of an owner-imposed restriction and enters a limited functionality mode.
摘要翻译：在一个实施例中，计算机系统包括耦合到组件的一个或多个组件和安全计算环境。安全计算环境被配置为响应于对计算机系统的使用权限到期而对组件中的至少一个进行编程以进入有限的功能模式，其中与有限功能模式下的操作相比，有限功能模式中的计算机系统的操作被减少使用权尚未到期。安全计算环境被配置为以有限功能模式监视组件以检测受限制的功能模式配置已被未经授权的实体修改并且使得计算机系统进入计算机系统的操作减少的第二模式与在有限功能模式下的操作相比。在另一个实施例中，安全计算环境检测指示违反所有者施加的限制的非时间事件并进入有限的功能模式。

4. 发明授权

US08612729B2 Known good code for on-chip device management 有权
公开(公告)号：US08612729B2
公开(公告)日：2013-12-17
申请号：US11957930
申请日：2007-12-17
申请人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
发明人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
IPC分类号： G06F7/38 , G06F9/00 , G06F9/44 , G06F11/30 , G06F12/14
CPC分类号： G06F9/30145 , G06F9/30174 , G06F9/30178 , G06F9/30181 , G06F9/328 , G06F9/3885 , G06F21/572 , G06F21/76
摘要： In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.

5. 发明申请

US20090193230A1 COMPUTER SYSTEM INCLUDING A MAIN PROCESSOR AND A BOUND SECURITY COPROCESSOR 审中-公开
标题翻译：包括一个主处理器和一个重要的安全性共同计算机的计算机系统
公开(公告)号：US20090193230A1
公开(公告)日：2009-07-30
申请号：US12022446
申请日：2008-01-30
申请人： Ralf Findeisen , Geoffrey S. Strongin , Andrew R. Rawson , Garth D. Hillman , Gary H. Simpson
发明人： Ralf Findeisen , Geoffrey S. Strongin , Andrew R. Rawson , Garth D. Hillman , Gary H. Simpson
IPC分类号： G06F15/80
CPC分类号： G06F21/74 , G06F21/445 , G06F21/575 , G06F21/71 , G06F2221/2101 , G06F2221/2105
摘要： A computer system includes a main processor and a security control processor that is coupled to the main processor and configured to control and monitor an operational state of the main processor. To ensure the computer system may be trusted, the security control processor may be configured to hold the main processor in a slave mode during initialization of the security control processor such that the main processor is not operable to fetch and execute instructions from an instruction source external to the main processor, for example. In addition, the security control processor may be configured to initialize the operational state of the main processor to a predetermined state by transferring to the main processor via a control interface one or more instructions and to cause the main processor to execute the one or more instructions while the main processor is held in the slave mode.
摘要翻译：计算机系统包括主处理器和安全控制处理器，其连接到主处理器并且被配置为控制和监视主处理器的操作状态。为了确保计算机系统可以被信任，安全控制处理器可以被配置为在安全控制处理器的初始化期间将主处理器保持在从模式，使得主处理器不可操作地从指令源外部获取和执行指令以主处理器为例。此外，安全控制处理器可以被配置为通过经由控制接口将一个或多个指令传送到主处理器来将主处理器的操作状态初始化到预定状态，并且使主处理器执行一个或多个指令而主处理器则保持在从模式。

6. 发明申请

US20100174890A1 Known Good Code for On-Chip Device Management 有权
标题翻译：已知的片上设备管理良好代码
公开(公告)号：US20100174890A1
公开(公告)日：2010-07-08
申请号：US11957930
申请日：2007-12-17
申请人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
发明人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
IPC分类号： G06F9/30 , G06F9/44
CPC分类号： G06F9/30145 , G06F9/30174 , G06F9/30178 , G06F9/30181 , G06F9/328 , G06F9/3885 , G06F21/572 , G06F21/76
摘要： In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.
摘要翻译：在一个实施例中，处理器包括可编程映射和电路。可编程映射被配置为存储标识至少一个指令的数据，对于该指令已经定义了由处理器实现的指令集架构的架构修改，其中处理器不实现修改。电路被配置为检测指令或其存储器操作数并且导致转换到已知的良好代码（KGC），其中KGC被保护免受未经授权的修改，并且从认证实体提供。 KGC包括在执行时模拟修改的代码。在另一实施例中，集成电路包括至少一个处理器核心; 至少一个其他电路; 以及配置为向处理器核心提供KGC以供执行的KGC源。 KGC包括用于另一电路的接口代码，由此在处理器核上执行的应用程序通过KGC与另一电路接口。

7. 发明授权

US07831813B2 Uses of known good code for implementing processor architectural modifications 有权
标题翻译：使用已知的良好代码来实现处理器架构修改
公开(公告)号：US07831813B2
公开(公告)日：2010-11-09
申请号：US11957848
申请日：2007-12-17
申请人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
发明人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
IPC分类号： G06F9/455
CPC分类号： G06F9/30174 , G06F9/30178 , G06F9/30181 , G06F21/57
摘要： In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.
摘要翻译：在一个实施例中，处理器包括可编程映射和电路。可编程映射被配置为存储标识至少一个指令的数据，对于该指令已经定义了由处理器实现的指令集架构的架构修改，其中处理器不实现修改。电路被配置为检测指令或其存储器操作数并且导致转换到已知的良好代码（KGC），其中KGC被保护免受未经授权的修改，并且从认证实体提供。 KGC包括在执行时模拟修改的代码。在另一实施例中，集成电路包括至少一个处理器核心; 至少一个其他电路; 以及配置为向处理器核心提供KGC以供执行的KGC源。 KGC包括用于另一电路的接口代码，由此在处理器核上执行的应用程序通过KGC与另一电路接口。

8. 发明申请

US20090158015A1 Uses of Known Good Code for Implementing Processor Architectural Modifications 有权
标题翻译：使用已知的良好代码实现处理器架构修改
公开(公告)号：US20090158015A1
公开(公告)日：2009-06-18
申请号：US11957848
申请日：2007-12-17
申请人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
发明人： Garth D. Hillman , Geoffrey Strongin , Andrew R. Rawson , Gary H. Simpson , Ralf Findeisen
IPC分类号： G06F9/30
CPC分类号： G06F9/30174 , G06F9/30178 , G06F9/30181 , G06F21/57
摘要： In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.
摘要翻译：在一个实施例中，处理器包括可编程映射和电路。可编程映射被配置为存储标识至少一个指令的数据，对于该指令已经定义了由处理器实现的指令集架构的架构修改，其中处理器不实现修改。电路被配置为检测指令或其存储器操作数并且导致转换到已知的良好代码（KGC），其中KGC被保护免受未经授权的修改，并且从认证实体提供。 KGC包括在执行时模拟修改的代码。在另一实施例中，集成电路包括至少一个处理器核心; 至少一个其他电路; 以及配置为向处理器核心提供KGC以供执行的KGC源。 KGC包括用于另一电路的接口代码，由此在处理器核上执行的应用程序通过KGC与另一电路接口。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式