专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120188258A1 GRAPHICS PROCESSING DISPATCH FROM USER MODE 有权
标题翻译：图形处理从用户模式进行分配
公开(公告)号：US20120188258A1
公开(公告)日：2012-07-26
申请号：US13289304
申请日：2011-11-04
申请人： Rex MCCRARY , Michael Houston , Philip J. Rogers , Gongxian Jeffrey Cheng , Mark Hummel , Paul Blinzer
发明人： Rex MCCRARY , Michael Houston , Philip J. Rogers , Gongxian Jeffrey Cheng , Mark Hummel , Paul Blinzer
IPC分类号： G06F15/16
CPC分类号： G06F9/545 , G06F9/544
摘要： A method, system, and computer program product are disclosed for providing improved access to accelerated processing device compute resources to user mode applications. The functionality disclosed allows user mode applications to provide commands to an accelerated processing device without the need for kernel mode transitions in order to access a unified ring buffer. Instead, applications are each provided with their own buffers, which the accelerated processing device hardware can access to process commands. With full operating system support, user mode applications are able to utilize the accelerated processing device in much the same way as a CPU.
摘要翻译：公开了一种方法，系统和计算机程序产品，用于提供对用户模式应用的加速处理设备计算资源的改进访问。所公开的功能允许用户模式应用程序向加速处理设备提供命令，而不需要内核模式转换以便访问统一的环形缓冲区。相反，应用程序各自提供有自己的缓冲区，加速处理设备硬件可以访问进程命令。通过完整的操作系统支持，用户模式应用程序能够以与CPU相同的方式利用加速处理设备。

2. 发明授权

US09176794B2 Graphics compute process scheduling 有权
标题翻译：图形计算过程调度
公开(公告)号：US09176794B2
公开(公告)日：2015-11-03
申请号：US13289260
申请日：2011-11-04
申请人： Jeffrey Gongxian Cheng , Paul Blinzer , Mark Hummel , Leendert Peter Van Doorn
发明人： Jeffrey Gongxian Cheng , Paul Blinzer , Mark Hummel , Leendert Peter Van Doorn
IPC分类号： G06F12/02 , G06T1/00 , G06T15/00 , G06F9/54
CPC分类号： G06F9/545 , G06F2209/509
摘要： A method, system, and computer program product are disclosed for providing improved access to accelerated processing device compute resources to user mode applications. The functionality disclosed allows user mode applications to provide commands to an accelerated processing device without the need for kernel mode transitions in order to access a unified ring buffer. Instead, applications are each provided with their own buffers, which the accelerated processing device hardware can access to process commands. With full operating system support, user mode applications are able to utilize the accelerated processing device in much the same way as a CPU.
摘要翻译：公开了一种方法，系统和计算机程序产品，用于提供对用户模式应用的加速处理设备计算资源的改进访问。所公开的功能允许用户模式应用程序向加速处理设备提供命令，而不需要内核模式转换以便访问统一的环形缓冲区。相反，应用程序各自提供有自己的缓冲区，加速处理设备硬件可以访问进程命令。通过完整的操作系统支持，用户模式应用程序能够以与CPU相同的方式利用加速处理设备。

3. 发明申请

US20130159664A1 Infrastructure Support for Accelerated Processing Device Memory Paging Without Operating System Integration 有权
标题翻译：基础设施支持加速处理设备内存寻呼，无需操作系统集成
公开(公告)号：US20130159664A1
公开(公告)日：2013-06-20
申请号：US13325282
申请日：2011-12-14
申请人： Paul BLINZER , Leendert Peter Van Doorn , Gongxian Jeffrey Cheng , Elene Terry , Thomas Roy Woller , Arshad Rahman
发明人： Paul BLINZER , Leendert Peter Van Doorn , Gongxian Jeffrey Cheng , Elene Terry , Thomas Roy Woller , Arshad Rahman
IPC分类号： G06F12/10
CPC分类号： G06F12/1009 , G06F9/3004 , G06F9/3881 , G06F12/1081 , G06F2009/3883 , G06F2212/683
摘要： In a CPU of the combined CPU/APD architecture system, the CPU having multiple CPU cores, each core having a first machine specific register for receiving a physical page table/page directory base address, a second machine specific register for receiving a physical address pointing to a location controlled by an IOMMUv2 that is communicatively coupled to an APD, and microcode which when executed causes a write notification to be issued to the physical address contained in the second machine specific register; receiving in the first machine specific register of a CPU core, a physical page table/page directory base address, receiving in the second machine specific register of the CPU core, a physical address pointing to a location controlled by the IOMMUv2, determining that a control register of the CPU core has been updated, and responsive to the determination that the control register has been updated, executing microcode in the CPU core that causes a write notification to be issued to the physical address contained in the second machine specific register, wherein the physical address is able to receive writes that affect IOMMUv2 page table invalidations.
摘要翻译：在组合的CPU / APD架构系统的CPU中，CPU具有多个CPU内核，每个核具有用于接收物理页表/页目录基地址的第一机器特定寄存器，用于接收物理地址指向到由通信地耦合到APD的IOMMUv2控制的位置，以及当被执行时导致向包含在第二机器特定寄存器中的物理地址发出写入通知的微代码; 在CPU核心的第一机器特定寄存器中接收物理页表/页目录基地址，在CPU核心的第二机器特定寄存器中接收指向由IOMMUv2控制的位置的物理地址，确定控制已经更新了CPU核心的寄存器，并且响应于控制寄存器被更新的确定，执行CPU核心中的微代码，使得向第二机器特定寄存器中包含的物理地址发出写入通知，其中，物理地址能够接收影响IOMMUv2页表无效的写入。

4. 发明授权

US08797332B2 Device discovery and topology reporting in a combined CPU/GPU architecture system 有权
标题翻译：组合CPU / GPU架构系统中的设备发现和拓扑报告
公开(公告)号：US08797332B2
公开(公告)日：2014-08-05
申请号：US13325824
申请日：2011-12-14
申请人： Paul Blinzer , Leendert Van Doorn , Gongxian Jeffrey Cheng , Elene Terry , Thomas Woller , Arshad Rahman
发明人： Paul Blinzer , Leendert Van Doorn , Gongxian Jeffrey Cheng , Elene Terry , Thomas Woller , Arshad Rahman
IPC分类号： G06F15/00 , G06T1/00 , G06F15/16 , G06T1/60
CPC分类号： G06T1/20 , G06F9/30003
摘要： Methods and apparatus are provided, as an aspect of a combined CPU/APD architecture system, for discovering and reporting properties of devices and system topology that are relevant to efficiently scheduling and distributing computational tasks to the various computational resources of a combined CPU/APD architecture system. The combined CPU/APD architecture unifies CPUs and APDs in a flexible computing environment. In some embodiments, the combined CPU/APD architecture capabilities are implemented in a single integrated circuit, elements of which can include one or more CPU cores and one or more APD cores. The combined CPU/APD architecture creates a foundation upon which existing and new programming frameworks, languages, and tools can be constructed.
摘要翻译：提供了作为组合的CPU / APD架构系统的一个方面的方法和装置，用于发现和报告与有效地调度和分发计算任务到组合的CPU / APD架构的各种计算资源相关的设备和系统拓扑的属性系统。组合的CPU / APD架构将CPU和APD统一在灵活的计算环境中。在一些实施例中，组合的CPU / APD架构能力在单个集成电路中实现，其单元可以包括一个或多个CPU核心和一个或多个APD核心。组合的CPU / APD架构创建了可以构建现有和新的编程框架，语言和工具的基础。

5. 发明申请

US20130159750A1 METHOD AND APPARATUS FOR TRANSITIONING A SYSTEM TO AN ACTIVE DISCONNECT STATE 有权
标题翻译：将系统过渡到活动断开状态的方法和装置
公开(公告)号：US20130159750A1
公开(公告)日：2013-06-20
申请号：US13332280
申请日：2011-12-20
申请人： Alexander J. Branover , Krishna S. Bernucho , Maurice B. Steinman , Ming L. So , Mom-Eng Ng , Xiaogang Zheng , Paul Blinzer , Francisco L. Duran , Walter G. Fry , Ali Ibrahim , Andrew W. Lueck , Dan P. Shimizu , Gary H. Simpson , Laura M. Smith
发明人： Alexander J. Branover , Krishna S. Bernucho , Maurice B. Steinman , Ming L. So , Mom-Eng Ng , Xiaogang Zheng , Paul Blinzer , Francisco L. Duran , Walter G. Fry , Ali Ibrahim , Andrew W. Lueck , Dan P. Shimizu , Gary H. Simpson , Laura M. Smith
IPC分类号： G06F1/32
CPC分类号： G06F1/3203 , G06F1/3206
摘要： A processor includes a processor core and a power management controller operable to receive a timer event, store the timer event, generate a hardware system sleep command to enter a hardware system sleep state, and restore the timer event upon exiting from the hardware system sleep state.
摘要翻译：处理器包括处理器核心和功率管理控制器，其可操作以接收定时器事件，存储定时器事件，生成硬件系统睡眠命令以进入硬件系统睡眠状态，以及在退出硬件系统睡眠状态时恢复定时器事件。

6. 发明申请

US20090153540A1 DRIVER ARCHITECTURE FOR COMPUTER DEVICE HAVING MULTIPLE GRAPHICS SUBSYSTEMS, REDUCED POWER CONSUMPTION MODES, SOFTWARE AND METHODS 有权
标题翻译：具有多个图形子系统的计算机设备的驱动器架构，降低功耗模式，软件和方法
公开(公告)号：US20090153540A1
公开(公告)日：2009-06-18
申请号：US12335258
申请日：2008-12-15
申请人： Paul Blinzer , Phil Mummah
发明人： Paul Blinzer , Phil Mummah
IPC分类号： G06F3/038 , G06F15/16
CPC分类号： G06F1/3203 , G06F1/3265 , G06F1/3293 , G09G5/12 , G09G5/363 , G09G2330/022 , G09G2340/0435 , G09G2360/06 , G09G2370/04 , Y02D10/122 , Y02D10/153
摘要： Many computing device may now include two or more graphics subsystems. The multiple graphics subsystems may have different abilities, and may, for example, consume differing amount of electrical power, with one subsystem consuming more average power than the others. The higher power consuming graphics subsystem may be coupled to the device and used instead of, or in addition to, the lower power consuming graphics subsystem, resulting in higher performance or additional capabilities, but increased overall power consumption. By transitioning from the use of the higher power consuming graphics subsystem to the lower power consuming graphics subsystem, while placing the higher power consuming graphics subsystem in a lower power consumption mode, overall power consumption is reduced. A processor executes application software and driver software. The driver software includes first and second driver components for respectively controlling operation of the first and second graphics subsystems. A further proxy driver component routes calls (e.g. API/DDI calls) to one of said first and second driver components, in dependence on which of the first and second graphics system is in use.
摘要翻译：许多计算设备现在可以包括两个或更多个图形子系统。多个图形子系统可能具有不同的能力，并且可以例如消耗不同的电力量，一个子系统比其他子系统消耗更多的平均功率。较高功耗的图形子系统可以耦合到该设备，并且被代替或者除了低功耗的图形子系统之外使用，导致更高的性能或附加的能力，但增加了整体的功耗。通过从使用较高功耗的图形子系统转换到较低功耗的图形子系统，在将较高功率消耗的图形子系统置于较低功耗模式的同时，总体功耗降低。处理器执行应用软件和驱动程序软件。驱动器软件包括用于分别控制第一和第二图形子系统的操作的第一和第二驱动器组件。根据第一和第二图形系统中的哪一个在使用中，另外的代理驱动器组件将呼叫（例如，API / DDI呼叫）路由到所述第一和第二驱动器组件之一。

7. 发明授权

US08943347B2 Controlling the power state of an idle processing device 有权
标题翻译：控制空闲处理设备的电源状态
公开(公告)号：US08943347B2
公开(公告)日：2015-01-27
申请号：US13439569
申请日：2012-04-04
申请人： Oleksandr Khodorkovsky , Paul Blinzer , Korhan Erenben , Leonard Martin Berk , Min Zhang
发明人： Oleksandr Khodorkovsky , Paul Blinzer , Korhan Erenben , Leonard Martin Berk , Min Zhang
IPC分类号： G06F1/00 , G06F1/32 , G09G3/00 , G09G5/36
CPC分类号： G06F1/3203 , G06F1/325 , G06F1/3275 , G06F1/3287 , G09G3/003 , G09G5/363 , G09G2330/021 , G09G2360/06 , Y02D10/13 , Y02D10/14 , Y02D10/171
摘要： A method of operating a processing device is provided. The method includes, responsive to an idle state of the processing device, transitioning the processing device to a substantially disabled state. The processing device, for example, may be a graphics processing unit (GPU). Transitioning the processing device to a substantially disabled state upon detection of an idle state may result in power savings. Corresponding systems and computer program products are also provided.
摘要翻译：提供一种操作处理装置的方法。该方法包括响应于处理设备的空闲状态，将处理设备转换到基本上禁用的状态。处理装置例如可以是图形处理单元（GPU）。在检测到空闲状态时将处理设备转换到基本禁用的状态可能导致功率节省。还提供了相应的系统和计算机程序产品。

8. 发明授权

US08595386B2 Software controlled redirection of configuration address spaces 有权
标题翻译：软件控制重定向配置地址空间
公开(公告)号：US08595386B2
公开(公告)日：2013-11-26
申请号：US12534351
申请日：2009-08-03
申请人： Paul Blinzer
发明人： Paul Blinzer
IPC分类号： G06F3/00
CPC分类号： G06F1/3287 , G06F1/3203 , G06F1/3253 , G06F12/0638 , Y02D10/151 , Y02D10/171
摘要： A peripheral device can be powered off when not in use by redirecting accesses to the peripheral device's configuration space from the peripheral device to a memory located separate from the peripheral device. A method for redirecting accesses includes copying the current contents of the configuration space to the memory. Accesses to the configuration space are redirected to the memory, whereby the memory services the accesses to the configuration space. After the redirection is enabled, the peripheral device can be powered off. When the peripheral device needs to be used again, it is powered on and the contents of the memory are copied to the configuration space. The configuration space can then resume servicing configuration space accesses.
摘要翻译：外围设备在不使用时可以通过将外围设备的配置空间从外围设备重定向到与外围设备分离的存储器而被关闭。用于重定向访问的方法包括将配置空间的当前内容复制到存储器。访问配置空间被重定向到内存，从而内存服务对配置空间的访问。启用重定向后，可以关闭外围设备。需要再次使用外围设备时，上电并将内存的内容复制到配置空间。然后，配置空间可以恢复服务配置空间访问。

9. 发明申请

US20120249559A1 Controlling the Power State of an Idle Processing Device 有权
标题翻译：控制空闲处理设备的电源状态
公开(公告)号：US20120249559A1
公开(公告)日：2012-10-04
申请号：US13439569
申请日：2012-04-04
申请人： Oleksandr KHODORKOVSKY , Paul BLINZER , Korhan ERENBEN , Leonard Martin BERK , Min ZHANG
发明人： Oleksandr KHODORKOVSKY , Paul BLINZER , Korhan ERENBEN , Leonard Martin BERK , Min ZHANG
IPC分类号： G06F1/32 , G06F15/16 , G06F15/00
CPC分类号： G06F1/3203 , G06F1/325 , G06F1/3275 , G06F1/3287 , G09G3/003 , G09G5/363 , G09G2330/021 , G09G2360/06 , Y02D10/13 , Y02D10/14 , Y02D10/171
摘要： A method of operating a processing device is provided. The method includes, responsive to an idle state of the processing device, transitioning the processing device to a substantially disabled state. The processing device, for example, may be a graphics processing unit (GPU). Transitioning the processing device to a substantially disabled state upon detection of an idle state may result in power savings. Corresponding systems and computer program products are also provided.
摘要翻译：提供一种操作处理装置的方法。该方法包括响应于处理设备的空闲状态，将处理设备转换到基本上禁用的状态。处理装置例如可以是图形处理单元（GPU）。在检测到空闲状态时将处理设备转换到基本禁用的状态可能导致功率节省。还提供了相应的系统和计算机程序产品。

10. 发明申请

US20120147021A1 GRAPHICS COMPUTE PROCESS SCHEDULING 有权
标题翻译：图形计算过程调度
公开(公告)号：US20120147021A1
公开(公告)日：2012-06-14
申请号：US13289260
申请日：2011-11-04
申请人： Jeffrey Gongxian CHENG , Paul BLINZER , Mark HUMMEL , Leendert Peter VAN DOORN
发明人： Jeffrey Gongxian CHENG , Paul BLINZER , Mark HUMMEL , Leendert Peter VAN DOORN
IPC分类号： G06T1/00
CPC分类号： G06F9/545 , G06F2209/509
摘要： A method, system, and computer program product are disclosed for providing improved access to accelerated processing device compute resources to user mode applications. The functionality disclosed allows user mode applications to provide commands to an accelerated processing device without the need for kernel mode transitions in order to access a unified ring buffer. Instead, applications are each provided with their own buffers, which the accelerated processing device hardware can access to process commands. With full operating system support, user mode applications are able to utilize the accelerated processing device in much the same way as a CPU.
摘要翻译：公开了一种方法，系统和计算机程序产品，用于提供对用户模式应用的加速处理设备计算资源的改进访问。所公开的功能允许用户模式应用程序向加速处理设备提供命令，而不需要内核模式转换以便访问统一的环形缓冲区。相反，应用程序各自提供有自己的缓冲区，加速处理设备硬件可以访问进程命令。通过完整的操作系统支持，用户模式应用程序能够以与CPU相同的方式利用加速处理设备。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式