会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明授权
    • Memory array of floating gate-based non-volatile memory cells
    • 基于浮动栅极的非易失性存储单元的存储器阵列
    • US08325522B2
    • 2012-12-04
    • US13012361
    • 2011-01-24
    • Hosam HaggagAlexander KalnitskyEdgardo LaberMichael D. ChurchYun Yue
    • Hosam HaggagAlexander KalnitskyEdgardo LaberMichael D. ChurchYun Yue
    • G11C16/04G11C16/06
    • G11C16/0433
    • A memory array comprises a plurality of memory cells organized in a matrix of rows and columns. Each of the memory cells includes a high voltage access transistor, a floating gate memory transistor electrically connected to the access transistor, and a coupling capacitor electrically connected to the memory transistor. A first set of word lines are each electrically connected to the capacitor in each of the memory cells in a respective row. A second set of word lines are each electrically connected to the access transistor in each of the memory cells in a respective row. A first set of bit lines are each electrically connected to the access transistor in each of the memory cells in a respective column. A second set of bit lines are each electrically connected to the memory transistor in each of the memory cells in a respective column. Various combinations of voltages can be applied to the word lines and bit lines in operations to program, erase, read, or inhibit a logic state stored by the memory transistor in one or more of the memory cells.
    • 存储器阵列包括以行和列的矩阵组织的多个存储器单元。 每个存储单元包括高电压存取晶体管,电连接到存取晶体管的浮动栅极存储晶体管和电连接到存储晶体管的耦合电容器。 第一组字线分别电连接到相应行中的每个存储器单元中的电容器。 第二组字线各自电连接到相应行中的每个存储单元中的存取晶体管。 第一组位线分别电连接到相应列中每个存储单元中的存取晶体管。 第二组位线分别电连接到相应列中每个存储器单元中的存储晶体管。 在操作中可以对字线和位线施加电压的各种组合,以对存储器晶体管存储在一个或多个存储器单元中的逻辑状态进行编程,擦除,读取或禁止。
    • 8. 发明申请
    • MEMORY ARRAY OF FLOATING GATE-BASED NON-VOLATILE MEMORY CELLS
    • 基于盖帽的不挥发性记忆细胞的记忆阵列
    • US20080266959A1
    • 2008-10-30
    • US11861111
    • 2007-09-25
    • Hosam HaggagAlexander KalnitskyEdgardo LaberMichael D. ChurchYun Yue
    • Hosam HaggagAlexander KalnitskyEdgardo LaberMichael D. ChurchYun Yue
    • G11C16/04
    • G11C16/0433
    • A memory array comprises a plurality of memory cells organized in a matrix of rows and columns. Each of the memory cells includes a high voltage access transistor, a floating gate memory transistor electrically connected to the access transistor, and a coupling capacitor electrically connected to the memory transistor. A first set of word lines are each electrically connected to the capacitor in each of the memory cells in a respective row. A second set of word lines are each electrically connected to the access transistor in each of the memory cells in a respective row. A first set of bit lines are each electrically connected to the access transistor in each of the memory cells in a respective column. A second set of bit lines are each electrically connected to the memory transistor in each of the memory cells in a respective column. Various combinations of voltages can be applied to the word lines and bit lines in operations to program, erase, read, or inhibit a logic state stored by the memory transistor in one or more of the memory cells.
    • 存储器阵列包括以行和列的矩阵组织的多个存储器单元。 每个存储单元包括高电压存取晶体管,电连接到存取晶体管的浮动栅极存储晶体管和电连接到存储晶体管的耦合电容器。 第一组字线分别电连接到相应行中的每个存储器单元中的电容器。 第二组字线各自电连接到相应行中的每个存储单元中的存取晶体管。 第一组位线分别电连接到相应列中每个存储单元中的存取晶体管。 第二组位线分别电连接到相应列中每个存储器单元中的存储晶体管。 在操作中可以对字线和位线施加电压的各种组合,以对存储器晶体管存储在一个或多个存储器单元中的逻辑状态进行编程,擦除,读取或禁止。