专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08185760B2 Memory controller device, control method for memory controller device and data reception device 有权
标题翻译：存储控制器设备，存储控制器设备和数据接收设备的控制方法
公开(公告)号：US08185760B2
公开(公告)日：2012-05-22
申请号：US12411085
申请日：2009-03-25
申请人： Akihiro Takakura , Shinichiro Ikeda
发明人： Akihiro Takakura , Shinichiro Ikeda
IPC分类号： G06F1/32
CPC分类号： G06F1/08 , G06F13/1689
摘要： A memory controller device coupled to a memory device equipment including a plurality of memory devices, includes a memory controller configured to instruct read-out of data in the memory device and a physical part configured to terminate a read-out signal for a certain period containing an arrival time of data read out from one memory device of the memory device equipment in accordance with a read-out instruction from the memory controller and excludes a part of a delay time from the read-out instruction until the data read-out of at least one other memory device.
摘要翻译：一种连接到包括多个存储器件的存储器件设备的存储器控制器设备，包括：存储器控制器，被配置为指示读出存储器件中的数据;以及物理部件，被配置为在一段时间内终止读出信号，根据来自存储器控制器的读出指令从存储器件设备的一个存储器件读出数据的到达时间，并且从读出指令中排除延迟时间的一部分，直到数据读出至少一个其他存储设备。

2. 发明申请

US20090249110A1 MEMORY CONTROLLER DEVICE, CONTROL METHOD FOR MEMORY CONTROLLER DEVICE AND DATA RECEPTION DEVICE 有权
标题翻译：存储器控制器装置，用于存储器控制器装置和数据接收装置的控制方法
公开(公告)号：US20090249110A1
公开(公告)日：2009-10-01
申请号：US12411085
申请日：2009-03-25
申请人： Akihiro TAKAKURA , Shinichiro Ikeda
发明人： Akihiro TAKAKURA , Shinichiro Ikeda
IPC分类号： G06F1/08 , G06F12/00
CPC分类号： G06F1/08 , G06F13/1689
摘要： A memory controller device coupled to a memory device equipment including a plurality of memory devices, includes a memory controller configured to instruct read-out of data in the memory device and a physical part configured to terminate a read-out signal for a certain period containing an arrival time of data read out from one memory device of the memory device equipment in accordance with a read-out instruction from the memory controller and excludes a part of a delay time from the read-out instruction until the data read-out of at least one other memory device.
摘要翻译：一种连接到包括多个存储器件的存储器件设备的存储器控制器设备，包括：存储器控制器，被配置为指示读出存储器件中的数据;以及物理部件，被配置为在一段时间内终止读出信号，根据来自存储器控制器的读出指令从存储器件设备的一个存储器件读出数据的到达时间，并且从读出指令中排除延迟时间的一部分，直到数据读出至少一个其他存储设备。

3. 发明授权

US4904535A Adhesive and bonding process 失效
标题翻译：粘合和粘合工艺
公开(公告)号：US4904535A
公开(公告)日：1990-02-27
申请号：US166940
申请日：1988-03-11
申请人： Rentaro Suzuki , Shinichiro Ikeda
发明人： Rentaro Suzuki , Shinichiro Ikeda
IPC分类号： C08L27/06 , C08F30/02 , C08F214/06 , C08F230/02 , C08J5/12 , C09J127/04 , C09J127/06
CPC分类号： C08F214/06 , C08J5/125 , C09J127/06 , Y10T428/31699 , Y10T428/31935
摘要： An adhesive having superior adhesive properties between metal/metal, metal/plastic or plastic/plastic and a bonding process therebetween are provided, which adhesive is composed mainly of a copolymer comprising the respective units of 50 to 95% by weight of vinyl chloride, 5 to 50% by weight of a vinyl carboxylate ester and 0.01 to 5% by weight of a phosphoric acid ester having a C--C double bond and copolymerizable with the foregoing vinyl monomers, and having an average degree of polymerization of 100 to 900, and which bonding process comprises dissolving the adhesive in an organic solvent, coating the solution onto substrates, drying the coated substrate and bonding the substrates onto each other on heating under pressure.
摘要翻译：提供了在金属/金属，金属/塑料或塑料/塑料之间具有优异的粘合性的粘合剂和它们之间的粘合工艺，该粘合剂主要由包含各自单元的共聚物组成，所述单元为50至95重量％的氯乙烯，5 至50重量％的羧酸乙烯酯和0.01至5重量％的具有CC双键并与上述乙烯基单体共聚的磷酸酯，并且具有100-900的平均聚合度，并且该粘合方法包括将粘合剂溶解在有机溶剂中，将溶液涂覆在基材上，干燥涂覆的基材并在加压下将基材粘合在彼此上。

4. 发明授权

US07133996B2 Memory device and internal control method therefor 有权
公开(公告)号：US07133996B2
公开(公告)日：2006-11-07
申请号：US10279963
申请日：2002-10-25
申请人： Shinichiro Ikeda , Yoshiharu Kato
发明人： Shinichiro Ikeda , Yoshiharu Kato
IPC分类号： G06F12/06
CPC分类号： G11C11/4076 , G11C11/4074 , G11C11/4087
摘要： A memory device for ensuring efficient access and reduction in current consumption. The memory device includes a plurality of memory cells arranged in accordance with a first address and a second address which define a logical address map indicating a logical shape of the memory array. An address map changing unit is operatively coupled to the memory array, for receiving a first address signal for generating the first address and a second address signal for generating the second address. The address map changing unit is capable of changing the logical address map by altering a part of one of the first address signal and the second address signal.

5. 发明授权

US06418072B2 Semiconductor integrated circuit 有权
标题翻译：半导体集成电路
公开(公告)号：US06418072B2
公开(公告)日：2002-07-09
申请号：US09750352
申请日：2000-12-29
申请人： Yoshichika Nakaya , Shinichiro Ikeda , Yoshiharu Kato , Satoru Kawamoto
发明人： Yoshichika Nakaya , Shinichiro Ikeda , Yoshiharu Kato , Satoru Kawamoto
IPC分类号： G11C700
CPC分类号： G11C29/40
摘要： The first switching circuit selects data of a predetermined bit from the input/output data in accordance with each of a plurality of testing modes and outputs the selected data as testing data. The second switching circuits receive the testing data and each bit of the input/output data, and select one of the input/output data and the testing data in accordance with the operation mode. In detail, each bit of the input/output data is respectively outputted to the memory cells during normal operation mode, and during testing mode the testing data is selected to be outputted to the memory cells as the common input/output data. Thus, write control for multiple kinds of data compressing test can be performed by using the simple first and second switching circuits. As a result, the control circuit for the data compressing test can be reduced in layout size.
摘要翻译：第一开关电路根据多个测试模式中的每一个从输入/输出数据中选择预定位的数据，并输出所选择的数据作为测试数据。第二开关电路接收测试数据和输入/输出数据的每一位，并根据操作模式选择输入/输出数据和测试数据之一。详细地说，输入/输出数据的每一位在正常操作模式下分别输出到存储单元，在测试模式期间，选择测试数据作为公共输入/输出数据输出到存储单元。因此，可以通过使用简单的第一和第二开关电路来执行用于多种数据压缩测试的写入控制。结果，可以减少用于数据压缩测试的控制电路的布局尺寸。

6. 发明授权

US07859284B2 Semiconductor device and semiconductor device module 有权
标题翻译：半导体器件和半导体器件模块
公开(公告)号：US07859284B2
公开(公告)日：2010-12-28
申请号：US12058241
申请日：2008-03-28
申请人： Shinichiro Ikeda
发明人： Shinichiro Ikeda
IPC分类号： G01R31/02
CPC分类号： G01R31/31712 , G01R31/31723 , G01R31/318513 , H01L25/18 , H01L2224/05554 , H01L2224/48091 , H01L2224/48137 , H01L2224/48227 , H01L2224/49175 , H01L2924/13091 , H01L2924/3011 , H01L2924/00014 , H01L2924/00
摘要： To provide a semiconductor module and a semiconductor device enabling more accurate testing of the connection state of the internal wiring between the semiconductor devices. The semiconductor device has switches SW11 through SW13 that connect a test terminal TT to one end side of wires to be tested, and transistors M21 through M23 that supply a ground potential VSS to the other end side of the wires to be tested. When a power source potential VDD is supplied to one end of the wires to be tested and a ground potential VSS is supplied to the other end of the wires to be tested, a current path can be formed including the wires to be tested. If a power source potential VDD is supplied to the wires to be tested and a ground potential VSS is supplied to the wires which are not to be tested, a difference in potential can be generated between the wires to be tested and the rest of the wires, which makes it possible to detect a short circuit failure.
摘要翻译：提供一种能够更准确地测试半导体器件之间的内部布线的连接状态的半导体模块和半导体器件。半导体器件具有将测试端子TT连接到要测试的导线的一端侧的开关SW11至SW13以及将待接地的电线的另一端侧提供接地电位VSS的晶体管M21至M23。当将电源电位VDD提供给要测试的导线的一端并且接地电位VSS被提供给待测试的导线的另一端时，可以形成包括待测试的导线的电流路径。如果将电源电位VDD提供给要测试的导线，并且将接地电位VSS提供给不被测试的导线，则可以在待测试的导线与其余线之间产生电位差，这使得可以检测短路故障。

7. 发明授权

US06466492B2 Synchronous semiconductor memory device and method for controlling mask data input circuit 失效
标题翻译：同步半导体存储器件和控制掩模数据输入电路的方法
公开(公告)号：US06466492B2
公开(公告)日：2002-10-15
申请号：US09941765
申请日：2001-08-30
申请人： Shinichiro Ikeda
发明人： Shinichiro Ikeda
IPC分类号： G11C710
CPC分类号： G11C7/1093 , G11C7/1006 , G11C7/1015 , G11C7/1072 , G11C7/1078 , G11C7/1087 , G11C11/4076 , G11C11/4093
摘要： A method for controlling an input circuit of a synchronous semiconductor memory device that reduces current consumption without changing commands or increasing signal input terminals. The synchronous semiconductor memory device includes an input circuit for receiving write data and is operated based on a synchronizing signal. When the synchronous semiconductor memory device is active, the input circuit is selectively inactivated based on a mask control signal, which masks the write data. When the synchronous semiconductor memory device enters a write mode in which the synchronous semiconductor memory device stores data, the input circuit is activated and the mask control signal is invalidated.
摘要翻译：一种用于控制同步半导体存储器件的输入电路的方法，其在不改变命令或增加信号输入端子的情况下降低电流消耗。同步半导体存储器件包括用于接收写入数据的输入电路，并且基于同步信号进行操作。当同步半导体存储器件有效时，基于屏蔽该写入数据的掩码控制信号选择性地使输入电路失效。当同步半导体存储器件进入同步半导体存储器件存储数据的写入模式时，输入电路被激活，掩模控制信号无效。

8. 发明授权

US06411564B1 Semiconductor memory device and synchronous memory 有权
公开(公告)号：US06411564B1
公开(公告)日：2002-06-25
申请号：US09855656
申请日：2001-05-16
申请人： Shinichiro Ikeda
发明人： Shinichiro Ikeda
IPC分类号： G11C700
摘要： The present invention provides a semiconductor memory device for storing data. The semiconductor memory device performs data masking without increasing power consumption regardless of latency. The device includes a data output circuit for receiving and outputting the stored data. A mask signal input circuit receives a mask signal used to mask the data output from the data output circuit and provides the mask signal to the data output circuit. An input control circuit generates an activation signal that activates the mask signal input circuit and provides the activation signal to the mask signal input circuit. The input control circuit generates the activation signal based on a mode setting signal and a latency determination signal. The mode setting signal is used to activate the mask signal input circuit and set an operation mode of the semiconductor memory device. The latency determination signal has a level corresponding to latency information.

9. 发明授权

US08982650B2 Memory interface circuit and timing adjusting method 有权
标题翻译：存储器接口电路和时序调整方法
公开(公告)号：US08982650B2
公开(公告)日：2015-03-17
申请号：US13612771
申请日：2012-09-12
申请人： Hitoaki Nishiwaki , Shinichiro Ikeda
发明人： Hitoaki Nishiwaki , Shinichiro Ikeda
IPC分类号： G11C7/00 , G11C7/10 , G11C11/4076 , G11C11/4096
CPC分类号： G11C7/00 , G11C7/1066 , G11C7/1072 , G11C11/4076 , G11C11/4096
摘要： A memory interface circuit, which controls capture timing of data provided from a memory according to a strobe signal provided from the memory, includes a control unit that controls an activation timing of an internal strobe gate signal, which masks the strobe signal when being deactivated, by delaying the internal strobe gate signal by a first period shorter than one cycle time of a clock signal to generate an internal strobe gate adjustment signal, and by adjusting an activation timing of the adjustment signal. A detection unit outputs a detection signal, when the strobe signal changes from a first potential to a second potential higher than the first potential, or when the first potential of the strobe signal continues for a second period or longer. The control unit adjusts the activation timing of the adjustment signal in accordance with the detection signal.
摘要翻译：一种存储器接口电路，其根据从存储器提供的选通信号来控制从存储器提供的数据的捕获定时，包括控制单元，其控制内部选通门信号的激活定时，其在去激活时屏蔽选通信号，通过将内部选通栅极信号延迟比时钟信号的一个周期时间短的第一周期，以产生内部选通栅极调整信号，并通过调整调整信号的激活定时。当选通信号从第一电位变为高于第一电位的第二电位时，或者当选通信号的第一电位持续第二期间或更长时，检测单元输出检测信号。控制单元根据检测信号调整调整信号的激活定时。

10. 发明申请

US20130070544A1 MEMORY INTERFACE CIRCUIT AND TIMING ADJUSTING METHOD 有权
标题翻译：存储器接口电路和时序调整方法
公开(公告)号：US20130070544A1
公开(公告)日：2013-03-21
申请号：US13612771
申请日：2012-09-12
申请人： Hitoaki NISHIWAKI , Shinichiro Ikeda
发明人： Hitoaki NISHIWAKI , Shinichiro Ikeda
IPC分类号： G11C7/00
CPC分类号： G11C7/00 , G11C7/1066 , G11C7/1072 , G11C11/4076 , G11C11/4096
摘要： A memory interface circuit, which controls capture timing of data provided from a memory according to a strobe signal provided from the memory, includes a control unit that controls an activation timing of an internal strobe gate signal, which masks the strobe signal when being deactivated, by delaying the internal strobe gate signal by a first period shorter than one cycle time of a clock signal to generate an internal strobe gate adjustment signal, and by adjusting an activation timing of the adjustment signal. A detection unit outputs a detection signal, when the strobe signal changes from a first potential to a second potential higher than the first potential, or when the first potential of the strobe signal continues for a second period or longer. The control unit adjusts the activation timing of the adjustment signal in accordance with the detection signal.
摘要翻译：一种存储器接口电路，其根据从存储器提供的选通信号来控制从存储器提供的数据的捕获定时，包括控制单元，其控制内部选通门信号的激活定时，其在去激活时屏蔽选通信号，通过将内部选通栅极信号延迟比时钟信号的一个周期时间短的第一周期，以产生内部选通栅极调整信号，并通过调整调整信号的激活定时。当选通信号从第一电位变为高于第一电位的第二电位时，或者当选通信号的第一电位持续第二期间或更长时，检测单元输出检测信号。控制单元根据检测信号调整调整信号的激活定时。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式