专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08745439B2 Systems and methods for multilevel media defect detection 有权
标题翻译：多层次介质缺陷检测的系统和方法
公开(公告)号：US08745439B2
公开(公告)日：2014-06-03
申请号：US12425626
申请日：2009-04-17
申请人： Shaohua Yang , Weijun Tan , Yuan Xing Lee
发明人： Shaohua Yang , Weijun Tan , Yuan Xing Lee
IPC分类号： G06F11/10
CPC分类号： H03M13/2957 , G11B20/18 , G11B2020/1826 , G11B2020/185 , G11B2220/2516 , H03M13/1102 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for deriving data from a defective media region. As an example, a method for deriving data from a defective media region is disclosed that includes providing a storage medium and performing a media defect detection that indicates a defective region on the storage medium. A first data decode is performed on data corresponding to the defective region. The first data decode yields a first output. It is determined that the first output failed to converge and based at least in part on the failure of the first output to converge, a second data decode is performed on the data corresponding to the defective region. The second data decode includes zeroing out any soft data corresponding to the defective region and providing a second output.
摘要翻译：本发明的各种实施例提供了用于从缺陷介质区域导出数据的系统和方法。作为示例，公开了一种用于从缺陷介质区域导出数据的方法，其包括提供存储介质并执行指示存储介质上的缺陷区域的介质缺陷检测。对与缺陷区域对应的数据执行第一数据解码。第一个数据解码产生第一个输出。确定第一输出不能收敛并且至少部分地基于第一输出的失败而收敛，对对应于该缺陷区域的数据执行第二数据解码。第二数据解码包括将与缺陷区域对应的任何软数据清零并提供第二输出。

2. 发明授权

US08587888B2 Methods and apparatus for synchronization mark detection based on a position of an extreme distance metric 有权
标题翻译：基于极端距离度量位置的同步标记检测方法和装置
公开(公告)号：US08587888B2
公开(公告)日：2013-11-19
申请号：US12790249
申请日：2010-05-28
申请人： Erich F. Haratsch , Shaohua Yang , Nenad Miladinovic , Yuan Xing Lee
发明人： Erich F. Haratsch , Shaohua Yang , Nenad Miladinovic , Yuan Xing Lee
IPC分类号： G11B5/09
CPC分类号： G11B20/10009 , G11B5/59616 , G11B20/1403 , G11B27/3027 , G11B2020/1287 , G11B2020/1476 , G11B2220/2516 , H04L7/08
摘要： Methods and apparatus are provided for detection of a synchronization mark based on a position of an extreme distance metric. A synchronization mark is detected in a received signal by computing a distance metric between the received signal and an ideal version of the received signal expected when reading the synchronization mark, wherein the distance metric is computed for a plurality of positions within a search window; determining a substantially extreme distance metric within the search window; and detecting the synchronization mark based on a position of the substantially extreme distance metric. The distance metric can comprise a sum of square differences or a Euclidean distance between the received signal and the ideal version of the received signal.
摘要翻译：提供了用于基于极距离度量的位置来检测同步标记的方法和装置。在接收到的信号中通过计算接收信号与读取同步标记之间期望的接收信号的理想版本之间的距离度量来检测接收信号中的同步标记，其中为搜索窗口内的多个位置计算距离度量; 确定搜索窗口内的基本上极端的距离度量; 以及基于所述基本上极端的距离度量的位置来检测所述同步标记。距离度量可以包括平方差的和或接收信号与接收信号的理想版本之间的欧氏距离。

3. 发明授权

US08578253B2 Systems and methods for updating detector parameters in a data processing circuit 有权
标题翻译：用于更新数据处理电路中检测器参数的系统和方法
公开(公告)号：US08578253B2
公开(公告)日：2013-11-05
申请号：US12651956
申请日：2010-01-04
申请人： Shaohua Yang , Jonseung Park , Changyou Xu , Madhusudan Kalluri , Yuan Xing Lee , Kapil Gaba
发明人： Shaohua Yang , Jonseung Park , Changyou Xu , Madhusudan Kalluri , Yuan Xing Lee , Kapil Gaba
IPC分类号： H03M13/00
CPC分类号： H03M13/1111 , G11B2220/2516 , H03M13/3723
摘要： Various embodiments of the present invention provide systems and methods for updating detector parameters in a data processing circuit. For example, a data processing circuit is disclosed that includes a first detector circuit, a second detector circuit, and a calibration circuit. The first detector circuit is operable to receive a first data set and to apply a data detection algorithm to the first data set, and the second detector circuit is operable to receive a second data set and to apply the data detection algorithm to the second data set. The calibration circuit is operable to calculate a data detection parameter based upon a third data set. The data detection parameter is used by the first detector circuit in applying the data detection algorithm to the first data set during a period that the data detection parameter is used by the second detector circuit in applying the data detection algorithm to the second data set.
摘要翻译：本发明的各种实施例提供用于在数据处理电路中更新检测器参数的系统和方法。例如，公开了一种包括第一检测器电路，第二检测器电路和校准电路的数据处理电路。第一检测器电路可操作以接收第一数据集并将数据检测算法应用于第一数据集，并且第二检测器电路可操作以接收第二数据集并将数据检测算法应用于第二数据集。校准电路可操作以基于第三数据集计算数据检测参数。数据检测参数由第一检测器电路在将数据检测算法应用于第二数据集时由第二检测器电路使用的时段期间将数据检测算法应用于第一数据集使用。

4. 发明授权

US08250434B2 Systems and methods for codec usage control during storage pre-read 有权
标题翻译：存储预读过程中编解码器使用控制的系统和方法
公开(公告)号：US08250434B2
公开(公告)日：2012-08-21
申请号：US12487638
申请日：2009-06-18
申请人： Shaohua Yang , Yuan Xing Lee , Changyou Xu , Richard Rauschmayer , Harley Burger , Kapil Gaba
发明人： Shaohua Yang , Yuan Xing Lee , Changyou Xu , Richard Rauschmayer , Harley Burger , Kapil Gaba
IPC分类号： H03M13/00
CPC分类号： G11B20/10527 , G11B20/10194 , G11B2020/10694 , G11B2020/10805 , G11B2220/2516 , H03M13/1102 , H03M13/2957 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing circuit is disclosed that includes an increased iteration enable signal, a first detector circuit, a second detector circuit, and a data decoding circuit. The first detector circuit receives a data set and performs a data detection on the data set to provide a detected data set. The data decoding circuit receives a derivative of the detected data set and performs a decoding process to provide a decoded data set. The decoded data set is provided to the second detector circuit based at least in part on an assertion level of the increased iteration enable signal.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了一种数据处理电路，其包括增加的迭代使能信号，第一检测器电路，第二检测器电路和数据解码电路。第一检测器电路接收数据组并对数据集执行数据检测以提供检测数据集。数据解码电路接收检测数据组的导数，并进行解码处理，提供解码数据组。解码数据集至少部分地基于增加的迭代使能信号的断言电平被提供给第二检测器电路。

5. 发明授权

US08245098B2 Selectively strengthening and weakening check-node messages in error-correction decoders 有权
标题翻译：在纠错解码器中选择性地加强和削弱校验节点消息
公开(公告)号：US08245098B2
公开(公告)日：2012-08-14
申请号：US12538915
申请日：2009-08-11
申请人： Yang Han , Kiran Gunnam , Shaohua Yang , Hao Zhong , Nils Graef , Yuan Xing Lee
发明人： Yang Han , Kiran Gunnam , Shaohua Yang , Hao Zhong , Nils Graef , Yuan Xing Lee
IPC分类号： H03M13/00 , G06F11/10
CPC分类号： H03M13/1111 , H03M13/09 , H03M13/1142 , H03M13/3707 , H03M13/3738 , H03M13/3753 , H03M13/451
摘要： In one embodiment, an LDPC decoder has a plurality of check-node units (CNUs) and a controller. Initially, the CNUs generate check-node messages based on an initial offset value selected by the controller. If the decoder converges on a trapping set, then the controller selects new offset values for missatisfied check nodes (MSCs), the locations of which are approximated, and/or unsatisfied check nodes (USCs). In particular, offset values are selected such that (i) the messages corresponding to the MSCs are decreased relative to the messages that would be generated using the initial offset value and/or (ii) the messages corresponding to the USCs are increased relative to the messages that would be generated using the initial offset value. Decoding is then continued for a specified number of iterations to break the trapping set. In other embodiments, the controller selects scaling factors rather than, or in addition to, offset values.
摘要翻译：在一个实施例中，LDPC解码器具有多个校验节点单元（CNU）和控制器。最初，CNU基于由控制器选择的初始偏移值生成校验节点消息。如果解码器收敛于陷阱集合，则控制器为不满意的校验节点（MSC）（其位置近似）和/或不满足的校验节点（USC）选择新的偏移值。特别地，选择偏移值，使得（i）相对于MSC的消息相对于将使用初始偏移值生成的消息减少和/或（ii）相对于USC的消息相对于将使用初始偏移值生成的消息。然后继续解码指定数量的迭代以打破陷阱集。在其他实施例中，控制器选择缩放因子，而不是或附加于偏移值。

6. 发明授权

US08225183B2 Methods and apparatus for selective data retention decoding in a hard disk drive 有权
标题翻译：用于在硬盘驱动器中进行选择性数据保存解码的方法和装置
公开(公告)号：US08225183B2
公开(公告)日：2012-07-17
申请号：US12241919
申请日：2008-09-30
申请人： Jingfeng Liu , Shaohua Yang , Hongwei Song , Yuan Xing Lee
发明人： Jingfeng Liu , Shaohua Yang , Hongwei Song , Yuan Xing Lee
IPC分类号： H03M13/00
CPC分类号： G11B20/18 , G11B2020/183 , G11B2220/2516 , H03M13/1105 , H03M13/2948 , H03M13/2957 , H03M13/6343
摘要： Methods and apparatus are provided for improved physical re-read operations in a hard disk drive. The disclosed methods and apparatus selectively retain data in a hard disk drive. A signal is read in an iterative read channel by assigning a reliability metric to each of a plurality of segments in a read signal; repeating the assigning step for a plurality of read operations; and selectively retaining the segments based on the assigned reliability metric. The read signal can be obtained by positioning a transducer over a storage media. The reliability metric may be based on soft bit decisions; log likelihood ratios or a noise estimation of a given segment.
摘要翻译：提供了用于改进硬盘驱动器中物理重读操作的方法和装置。所公开的方法和设备选择性地将数据保留在硬盘驱动器中。通过将读取信号中的多个段中的每一个分配可靠度度量，在迭代读取通道中读取信号; 重复多个读取操作的分配步骤; 并且基于所分配的可靠性度量选择性地保留段。可以通过将传感器定位在存储介质上来获得读取信号。可靠性度量可以基于软比特决策; 对数似然比或给定段的噪声估计。

7. 发明授权

US08175201B2 Systems and methods for adaptive equalization in recording channels 有权
标题翻译：记录通道自适应均衡的系统和方法
公开(公告)号：US08175201B2
公开(公告)日：2012-05-08
申请号：US12663325
申请日：2008-10-27
申请人： George Mathew , Yuan Xing Lee , Hongwei Song , Liu Jingfeng , Jongseung Park
发明人： George Mathew , Yuan Xing Lee , Hongwei Song , Liu Jingfeng , Jongseung Park
IPC分类号： H03D1/06 , H03D11/04 , H03K5/01 , H03K6/04 , H04B1/10 , H04L1/00 , H04L25/08
CPC分类号： G11B19/041 , G11B5/09 , G11B20/10009 , G11B20/10046 , G11B20/10481 , G11B2220/2516
摘要： Various embodiments of the present invention provide systems and methods for performing adaptive equalization. For example, various embodiments of the present invention provide methods for adaptive equalization that include providing a data processing system with an equalizer circuit (210) and a target filter circuit (265). The equalizer circuit performs equalization based at least in part on an equalizer coefficient (215). The methods further include generating an error (285) based upon a first output from the equalizer circuit and a second output from the target filter circuit. An inter-symbol interference component (295) is extracted from the error (285) and used to calculate an equalizer gradient (226). Based at least in part on the equalizer gradient (226), the equalizer coefficient (215) is calculated.
摘要翻译：本发明的各种实施例提供了用于执行自适应均衡的系统和方法。例如，本发明的各种实施例提供了用于自适应均衡的方法，其包括向数据处理系统提供均衡器电路（210）和目标滤波器电路（265）。均衡器电路至少部分地基于均衡器系数（215）来执行均衡。所述方法还包括基于均衡器电路的第一输出和来自目标滤波器电路的第二输出产生误差（285）。从误差（285）提取符号间干扰分量（295），并用于计算均衡器梯度（226）。至少部分基于均衡器梯度（226），计算均衡器系数（215）。

8. 发明授权

US08149529B2 Dibit extraction for estimation of channel parameters 有权
标题翻译： Dibit提取用于估计信道参数
公开(公告)号：US08149529B2
公开(公告)日：2012-04-03
申请号：US12845110
申请日：2010-07-28
申请人： George Mathew , Hongwei Song , Yuan Xing Lee
发明人： George Mathew , Hongwei Song , Yuan Xing Lee
IPC分类号： G11B5/09
CPC分类号： G11B20/10009 , G11B20/10046 , G11B20/10212 , G11B20/10305 , G11B20/10462 , G11B20/10481
摘要： In one embodiment, a storage-device-implemented method for estimating one or more channel parameters of a storage device including a read channel and a storage medium with a bit sequence stored on the storage medium. The method includes: (a) the storage device reading at least a portion of the bit sequence from the storage medium to generate a bit response; (b) the storage device convolving the bit response to compute an impulse response of the read channel; and (c) the storage device estimating one or more channel parameters based on the computed impulse response.
摘要翻译：在一个实施例中，一种用于估计存储设备的一个或多个信道参数的存储设备实现的方法，所述存储设备包括读取通道和具有存储在存储介质上的位序列的存储介质。该方法包括：（a）存储装置从存储介质中读取比特序列的至少一部分以产生比特响应; （b）所述存储装置卷积所述位响应以计算所述读通道的脉冲响应; 以及（c）所述存储装置基于所计算的脉冲响应来估计一个或多个信道参数。

9. 发明申请

US20120033316A1 Systems and Methods for Format Efficient Calibration for Servo Data Based Harmonics Calculation 失效
标题翻译：基于伺服数据的谐波计算格式有效校准的系统和方法
公开(公告)号：US20120033316A1
公开(公告)日：2012-02-09
申请号：US12851425
申请日：2010-08-05
申请人： George Mathew , Suharli Tedja , Hongwei Song , Robert A. Greene , Yuan Xing Lee
发明人： George Mathew , Suharli Tedja , Hongwei Song , Robert A. Greene , Yuan Xing Lee
IPC分类号： G11B27/36
CPC分类号： G11B5/6029 , G11B20/10018 , G11B20/10481 , G11B2220/2516
摘要： Various embodiments of the present invention provide systems and methods for servo data based harmonics calculation. For example, a method for calculating harmonics is disclosed that includes: providing a data processing circuit; receiving a first data set derived from a data source during a servo data processing period; performing a first harmonics calculation using the first data set to yield a first harmonics ratio; receiving a second data set derived from a source other than the previously mentioned data source during a user data processing period; performing a second harmonics calculation using the second data set to yield a second harmonics ratio; and calculating a ratio of the first harmonics ratio to the second harmonics ratio.
摘要翻译：本发明的各种实施例提供了用于基于伺服数据的谐波计算的系统和方法。例如，公开了一种用于计算谐波的方法，包括：提供数据处理电路; 在伺服数据处理期间接收从数据源导出的第一数据组; 使用所述第一数据组执行第一谐波计算以产生第一谐波比; 在用户数据处理期间接收从除了前述数据源之外的源得到的第二数据集; 使用所述第二数据组执行二次谐波计算以产生第二谐波比; 以及计算所述第一谐波比与所述第二谐波比的比率。

10. 发明授权

US07990642B2 Systems and methods for storage channel testing 有权
标题翻译：存储通道测试的系统和方法
公开(公告)号：US07990642B2
公开(公告)日：2011-08-02
申请号：US12425757
申请日：2009-04-17
申请人： Yuan Xing Lee , George Mathew , Shaohua Yang , Hongwei Song , Weijun Tan , Hao Zhong
发明人： Yuan Xing Lee , George Mathew , Shaohua Yang , Hongwei Song , Weijun Tan , Hao Zhong
IPC分类号： G11B27/36
CPC分类号： G11B20/182 , G11B2220/2516
摘要： Various embodiments of the present invention provide systems and methods for validating elements of storage devices. A an example, various embodiments of the present invention provide semiconductor devices that include a write path circuit, a read path circuit and a validation circuit. The write path circuit is operable to receive a data input and to convert the data input into write data suitable for storage to a storage medium. The read path circuit is operable to receive read data and to convert the read data into a data output. The validation circuit is operable to: receive the write data, augment the write data with a first noise sequence to yield a first augmented data series; and augment a derivative of the first augmented data series with a second noise sequence to yield the read data.
摘要翻译：本发明的各种实施例提供用于验证存储设备的元件的系统和方法。作为示例，本发明的各种实施例提供包括写入路径电路，读取路径电路和验证电路的半导体器件。写入路径电路可操作用于接收数据输入并将数据输入转换成适合于存储的写数据到存储介质。读路径电路可操作以接收读数据并将读数据转换为数据输出。验证电路可操作以：接收写入数据，用第一噪声序列增加写入数据以产生第一增强数据序列; 并且用第二噪声序列来增加第一增强数据序列的导数以产生读取的数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式