会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Transflective liquid crystal display device and method of fabricating the same
    • 反射式液晶显示装置及其制造方法
    • US20110175946A1
    • 2011-07-21
    • US13064445
    • 2011-03-25
    • Ming-Chin ChangYang-En WuPo-Lun Chen
    • Ming-Chin ChangYang-En WuPo-Lun Chen
    • G09G3/36G09G5/10H05K13/00
    • G09G3/3406G09G2330/021G09G2360/144Y10T29/49002
    • A transflective liquid crystal display device. A first substrate having viewing and peripheral areas is provided. The viewing area comprises transmissive and reflective regions. A backlight device is disposed under the first substrate, used to provide a backlight passing through the transmissive region. A power management controller connects the backlight device to control an intensity of the backlight. At least one photodetector is formed on the first substrate in the peripheral area, wherein the photodetector detects an intensity of ambient light above the first substrate, and then provides a corresponding signal to the power management controller to control the intensity of the backlight. According to the invention, the intensity of the backlight automatically becomes greater when the intensity of the ambient light becomes lower, and the intensity of the backlight automatically becomes lower when the intensity of the ambient light becomes greater.
    • 半透射液晶显示装置。 提供具有观察周边区域的第一基板。 观察区域包括透射和反射区域。 背光装置设置在第一基板下方,用于提供通过透射区域的背光。 电源管理控制器连接背光装置以控制背光的强度。 至少一个光电检测器形成在周边区域中的第一基板上,其中光电检测器检测第一基板上方的环境光的强度,然后向功率管理控制器提供相应的信号以控制背光的强度。 根据本发明,当环境光的强度变低时背光的强度自动变大,并且当环境光的强度变大时背光的强度自动变低。
    • 2. 发明授权
    • Display panels
    • 显示面板
    • US07705840B2
    • 2010-04-27
    • US11456596
    • 2006-07-11
    • Chun-Ching WeiHung-Hsiao LinKun-Hong ChenYang-En Wu
    • Chun-Ching WeiHung-Hsiao LinKun-Hong ChenYang-En Wu
    • G06F3/038
    • G09G3/3659G09G2300/0804G09G2300/0814
    • Display panels capable of eliminating reliability issues due to high switching frequency. The display panel comprises a data driver outputting first, second, third and fourth data signals in sequence through a data line, a scan driver outputting first and second scan signals in sequence through first and second scan lines and an auxiliary driver generates first and second auxiliary signals in sequence, and first and second display cells commonly receives the first scan signal through the first scan line and receives the first and the second data signal through the data line, and a first switch is coupled to the data line and the second display cell, turning on and off in sequence according to the first auxiliary signal when the first scan signal is applied thereto such that the second and the first display cells receive the first and the second data signals in sequence.
    • 显示面板能够消除由于高开关频率引起的可靠性问题。 显示面板包括通过数据线依次输出第一,第二,第三和第四数据信号的数据驱动器,扫描驱动器依次通过第一和第二扫描线输出第一和第二扫描信号,辅助驱动器产生第一和第二辅助 信号,第一和第二显示单元通常通过第一扫描线接收第一扫描信号,并通过数据线接收第一和第二数据信号,第一开关耦合到数据线和第二显示单元 ,当施加第一扫描信号时,根据第一辅助信号依次接通和断开,使得第二和第一显示单元依次接收第一和第二数据信号。
    • 3. 发明授权
    • Backup shift register module for a gateline driving circuit
    • 备用移位寄存器模块,用于栅极驱动电路
    • US07636077B2
    • 2009-12-22
    • US11302917
    • 2005-12-13
    • Chun-Ching WeiYang-En WuWei-Cheng Lin
    • Chun-Ching WeiYang-En WuWei-Cheng Lin
    • G09G3/36
    • G02F1/1345G09G3/3677G09G2300/0408G09G2330/08G11C19/287H01L23/49838H01L2924/0002H01L2924/00
    • A backup shift register module having at least two backup shift registers is used to repair a defective main shift-register module. A normally open link is provided between the input of first backup shift register and the input of each odd-numbered main shift register, and between the output of first backup shift register and the input of each even-numbered main shift register. A normally open link is provided between the input of second backup shift register and the input of each even-numbered main shift register, and between the output of second backup shift register and the input of each odd-numbered main shift register. If one main shift register is defective, the input and output of the defective shift register are disconnected from the cascade link, and the normally open links are connected to the input of the defective shift register and the output of the next shift register are connected.
    • 具有至少两个备用移位寄存器的备用移位寄存器模块用于修复有缺陷的主移位寄存器模块。 在第一备用移位寄存器的输入和每个奇数主移位寄存器的输入之间以及第一备用移位寄存器的输出和每个偶数主移位寄存器的输入之间提供常开链路。 在第二备用移位寄存器的输入和每个偶数主移位寄存器的输入之间以及第二备用移位寄存器的输出和每个奇数主移位寄存器的输入之间提供常开链路。 如果一个主移位寄存器有故障,则有缺陷移位寄存器的输入和输出与级联链路断开,而常开链路连接到有缺陷的移位寄存器的输入端,下一个移位寄存器的输出端连接。
    • 4. 发明授权
    • Shift register
    • 移位寄存器
    • US07450681B2
    • 2008-11-11
    • US11456561
    • 2006-07-10
    • Chun-Ching WeiWei-Cheng LinShih-Hsun LoYang-En Wu
    • Chun-Ching WeiWei-Cheng LinShih-Hsun LoYang-En Wu
    • H03K5/22
    • G11C19/00G09G3/3677
    • A shift register includes a signal generating circuit for generating an output signal at an output end of the shift register in response to a clock signal while the signal generating circuit is turned on, a driving circuit electrically coupled to the signal generating circuit for controlling the signal generating circuit in response to an input signal received from an input end of the shift register, a primary reset circuit electrically coupled to the signal generating circuit for turning off the signal generating circuit and resetting the output signal from the output end, and a feedback circuit electrically coupled to the output end and the major reset circuit for controlling the primary reset circuit in response to the output signal and the clock signal.
    • 移位寄存器包括:信号发生电路,用于在信号产生电路导通时响应于时钟信号在移位寄存器的输出端产生输出信号;驱动电路,电耦合到信号发生电路,用于控制信号 响应于从所述移位寄存器的输入端接收到的输入信号产生电路;电耦合到所述信号发生电路的主复位电路,用于关闭所述信号发生电路并且从所述输出端复位所述输出信号;以及反馈电路 电耦合到输出端和主复位电路,用于响应于输出信号和时钟信号控制主复位电路。
    • 7. 发明申请
    • Shift register circuit
    • 移位寄存器电路
    • US20070046327A1
    • 2007-03-01
    • US11385369
    • 2006-03-21
    • Chun-Ching WeiYang-En WuWei-Cheng Lin
    • Chun-Ching WeiYang-En WuWei-Cheng Lin
    • H03K19/173
    • G11C19/28
    • A shift register circuit having shift registers comprising a first transistor having a gate and a first source/drain for receiving an output signal of a pre-stage shift register, a second transistor having a gate coupled to a second source/drain of the first transistor, a first source/drain coupled to a first clock signal, and a second source/drain coupled to a output, a first pull-down module coupled to the output terminal, for receiving the first clock signal, wherein the output is coupled to a first voltage level when the output signal of pre-stage shift register and the first clock signal are at low voltage level, and a second pull-down module coupled to the output and a second clock signal, wherein the output is coupled to a first voltage level when the output signal of pre-stage shift register and the second clock signal are at low voltage level.
    • 一种移位寄存器电路,具有移位寄存器,该移位寄存器包括具有栅极的第一晶体管和用于接收前级移位寄存器的输出信号的第一源极/漏极;第二晶体管,其栅极耦合到第一晶体管的第二源极/漏极 耦合到第一时钟信号的第一源极/漏极和耦合到输出端的第二源极/漏极耦合到输出端子的第一下拉模块,用于接收第一时钟信号,其中输出耦合到 当前级移位寄存器和第一时钟信号的输出信号处于低电压电平时的第一电压电平,以及耦合到输出的第二下拉模块和第二时钟信号,其中输出耦合到第一电压 当前级移位寄存器和第二个时钟信号的输出信号处于低电平时,电平。
    • 10. 发明授权
    • Shift register with individual driving node
    • 单个驱动节点的移位寄存器
    • US07627077B2
    • 2009-12-01
    • US12122036
    • 2008-05-16
    • Chun-ching WeiShih-hsun LoYen-hsien YehChen-lun ChiuYang-en Wu
    • Chun-ching WeiShih-hsun LoYen-hsien YehChen-lun ChiuYang-en Wu
    • G11C19/00
    • G11C19/184G09G3/006G09G3/3674G09G2330/08
    • A shift register having individual driving nodes is disclosed. The shift register includes a first clock pull-down module, a second clock pull-down module, a key pull-down module, a self feedback module, and a driving output unit. The first clock pull-down module is used to pull-down the potential of a gate line to a low voltage when the first clock signal is in a high voltage level. The second clock signal pull-down module pulls down the potential of the gate line to the low voltage when the second clock signal is in a high voltage level. The key pull-down module rapidly pulls down the potential of the gate line to the low voltage level after the gate line outputs an output signal. The self feedback module is used to output a driving signal to the key pull-down module. The driving signal output unit outputs a next stage driving signal which is irrelative to the operation of the previous stage shift register.
    • 公开了具有各个驱动节点的移位寄存器。 移位寄存器包括第一时钟下拉模块,第二时钟下拉模块,键下拉模块,自反馈模块和驱动输出单元。 当第一时钟信号处于高电压电平时,第一时钟下拉模块用于将栅极线的电位下拉至低电压。 当第二个时钟信号处于高电压电平时,第二个时钟信号下拉模块将栅极线的电位下拉到低电平。 关键的下拉模块在栅极线输出输出信号后,将栅极线的电位迅速拉低至低电压电平。 自反馈模块用于向钥匙下拉模块输出驱动信号。 驱动信号输出单元输出与前一级移位寄存器的操作无关的下一级驱动信号。