会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Resistance element and inverting buffer circuit
    • 电阻元件和反相缓冲电路
    • US08723294B2
    • 2014-05-13
    • US13274535
    • 2011-10-17
    • Ken Yamamura
    • Ken Yamamura
    • H01L21/02
    • H01L27/0802H01L27/11898H01L28/20
    • It is possible to suppress a change in a resistance value caused by a potential of a semiconductor substrate 10 near a resistance element layer 13, a power line passing on or above the resistance element layer, or a signal line, without generating useless current or a distortion in a signal. A first conductive layer 15 biased by the potential of a first electrode 11 and a second conductive layer 16 biased by the potential of a second electrode 12 cover below the resistance element layer equally. A change in the resistance value caused by a potential difference between the resistance element layer and a neighboring semiconductor substrate 14 is cancelled by the first conductive layer and the second conductive layer covering at least one of above and below the resistance element layer with both ends biased, so the change in the resistance value is suppressed.
    • 可以抑制由电阻元件层13附近的半导体衬底10的电位,通过电阻元件层或信号线上方的电力线引起的电阻值的变化,而不产生无用的电流或 信号失真。 由第一电极11的电位和由第二电极12的电位偏置的第二导电层16的第一导电层15均匀地覆盖在电阻元件层下方。 由电阻元件层和相邻的半导体衬底14之间的电位差引起的电阻值的变化被第一导电层和第二导电层抵消,第二导电层覆盖电阻元件层的上下两个中的至少一个,两端被偏置 所以电阻值的变化被抑制。
    • 2. 发明申请
    • Resistance Element and Inverting Buffer Circuit
    • 电阻元件和反相缓冲电路
    • US20120097910A1
    • 2012-04-26
    • US13274535
    • 2011-10-17
    • Ken YAMAMURA
    • Ken YAMAMURA
    • H01L45/00
    • H01L27/0802H01L27/11898H01L28/20
    • There is provided a resistance element and an inverting buffer circuit to suppress a change in a resistance value caused by a potential of a semiconductor substrate in the neighborhood of the resistance element layer, a power line passing on or above the resistance element layer, or a signal line, without generating useless current or a distortion in a signal. In the resistance element 10, a resistance element layer 13 having a first electrode 11 and a second electrode 12 is formed on a semiconductor substrate 14. A first conductive layer 15 biased by the potential of the first electrode 11 and a second conductive layer 16 biased by the potential of the second electrode 12 cover below the resistance element layer 13 equally, so that a change in the resistance value is suppressed.
    • 提供了电阻元件和反相缓冲电路,以抑制由电阻元件层附近的半导体衬底的电位,通过电阻元件层上方或上方的电力线引起的电阻值的变化,或 信号线,不产生无用电流或信号失真。 在电阻元件10中,在半导体衬底14上形成具有第一电极11和第二电极12的电阻元件层13.由第一电极11的电位和第二导电层16偏置的第一导电层15偏置 通过第二电极12的电位等同地覆盖电阻元件层13下方,从而抑制电阻值的变化。
    • 3. 发明申请
    • Digital switching amplifier
    • 数字开关放大器
    • US20060202754A1
    • 2006-09-14
    • US11370052
    • 2006-03-08
    • Ken YamamuraAkihiro IkeharaNaoko Hyodo
    • Ken YamamuraAkihiro IkeharaNaoko Hyodo
    • H03F1/36
    • H03F1/26H03F1/34H03F3/217H03F2200/331
    • There is provided a digital switching amplifier capable of enhancing an S/N ratio at the time of a small signal output and reducing current consumption and electromagnetic interference (EMI). The digital switching amplifier according to the present invention is provided with an integrator 11 for integrating an input signal, quantizer 12 for quantizing the output signal of the integrator 11 with resolutions different for each of the predetermined signal regions, pulse width modulator 13 for performing pulse width modulation for each of signals quantized with different resolutions by the quantizer 12 using different proportionality coefficients, switching circuit 14 for providing the load 15 with electrical signals different in value for each of pulse-width modulated signals with different proportionality coefficients by the pulse width modulator 13 in response to the pulse-width modulated signal, and feedback circuit 17 for negatively feeding back the output of the quantizer 12 to the input of the integrator 11.
    • 提供了能够在小信号输出时提高S / N比并减少电流消耗和电磁干扰(EMI)的数字开关放大器。 根据本发明的数字开关放大器设置有用于对输入信号进行积分的积分器11,用于量化积分器11的输出信号的量化器12具有针对每个预定信号区域的分辨率不同的脉冲宽度调制器13,用于执行脉冲 使用不同比例系数由量化器12以不同分辨率量化的每个信号的宽度调制;切换电路14,用于通过脉冲宽度调制器为不同比例系数的脉冲宽度调制信号提供不同值的电信号 响应于脉冲宽度调制信号,以及用于将量化器12的输出负反馈给积分器11的输入的反馈电路17。
    • 4. 发明授权
    • D/A converter and delta-sigma D/A converter
    • D / A转换器和delta-sigma D / A转换器
    • US06693574B2
    • 2004-02-17
    • US10394155
    • 2003-03-24
    • Ken Yamamura
    • Ken Yamamura
    • H03M266
    • H03M1/804H03M1/0682H03M3/502
    • When a clock &phgr;1 is in high state, based on a digital signal, capacitive elements C11 to C1i are connected between a reference voltage Vr+ or Vr− and a sampling ground V1 to hold a charge corresponding to difference between the reference voltage and sampling ground V1 while capacitive elements C21 to C2i are connected between a reference voltage Vr+ or Vr− and a sampling ground V2 to hold a charge corresponding to difference between the reference voltage and sampling ground V2. When a clock &phgr;2 is in high state, the capacitive elements C11 to C1i and C21 to C2i are connected, in parallel with a feedback capacitive element Cfb, between an input terminal and output terminal of an operational amplifier 100. To obtain a D/A converter which operates at a lower supply voltage and produces output signals low in harmonic components and noise components.
    • 当时钟phi1处于高电平状态时,基于数字信号,电容元件C11至C1i连接在参考电压Vr +或Vr-与采样接地V1之间,以保持对应于参考电压和采样接地V1之间的差的电荷 而电容元件C21至C2i连接在参考电压Vr +或Vr-与采样接地V2之间,以保持对应于参考电压和采样接地V2之间的差的电荷。 当时钟phi2处于高电平状态时,电容元件C11至C1i和C21至C2i与反馈电容元件Cfb并联连接在运算放大器100的输入端和输出端之间。为了获得D / A 转换器,其在较低的电源电压下工作,并产生低谐波分量和噪声分量的输出信号。
    • 9. 发明授权
    • Digital switching amplifier
    • 数字开关放大器
    • US07330069B2
    • 2008-02-12
    • US11370052
    • 2006-03-08
    • Ken YamamuraAkihiro IkeharaNaoko Hyodo
    • Ken YamamuraAkihiro IkeharaNaoko Hyodo
    • H03F3/38
    • H03F1/26H03F1/34H03F3/217H03F2200/331
    • There is provided a digital switching amplifier capable of enhancing an S/N ratio at the time of a small signal output and reducing current consumption and electromagnetic interference (EMI). The digital switching amplifier according to the present invention is provided with an integrator 11 for integrating an input signal, quantizer 12 for quantizing the output signal of the integrator 11 with resolutions different for each of the predetermined signal regions, pulse width modulator 13 for performing pulse width modulation for each of signals quantized with different resolutions by the quantizer 12 using different proportionality coefficients, switching circuit 14 for providing the load 15 with electrical signals different in value for each of pulse-width modulated signals with different proportionality coefficients by the pulse width modulator 13 in response to the pulse-width modulated signal, and feedback circuit 17 for negatively feeding back the output of the quantizer 12 to the input of the integrator 11.
    • 提供了能够在小信号输出时提高S / N比并减少电流消耗和电磁干扰(EMI)的数字开关放大器。 根据本发明的数字开关放大器设置有用于对输入信号进行积分的积分器11,用于量化积分器11的输出信号的量化器12具有针对每个预定信号区域的分辨率不同的脉冲宽度调制器13,用于执行脉冲 使用不同比例系数由量化器12以不同分辨率量化的每个信号的宽度调制;切换电路14,用于通过脉冲宽度调制器为不同比例系数的脉冲宽度调制信号提供不同值的电信号 响应于脉冲宽度调制信号,以及用于将量化器12的输出负反馈给积分器11的输入的反馈电路17。