会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Clock generator for an integrated circuit with a high-speed serial interface
    • 时钟发生器,用于具有高速串行接口的集成电路
    • US06809564B2
    • 2004-10-26
    • US10197061
    • 2002-07-17
    • John P. Hill
    • John P. Hill
    • H03L700
    • G06F1/04
    • The present invention includes an integrated circuit that can use a high-frequency timing reference generator from a high-speed serial interface to provide the clocking and timing requirements for the integrated circuit. The timing mechanism in the present invention obviates the need for phase locked loop (PLL) macrocells to provide timing reference and timing signals in the IC. The ICs of the present invention are preferably used as disk drive integrated circuits that include DSP, memory, data path controllers, data interfaces, custom macrocells, and DSP peripherals. The high-speed serial interface is preferably a Serial ATA (SATA), Universal Serial Bus (USB), Fiber Channel, or Serial Attached SCSI (SAS), among others. The present invention also includes a method of generating a timing reference signal in a IC that includes generating a high-frequency signal with the high-speed timing reference generator of a high-speed serial interface, then using a initial divider to generate a mid-frequency timing reference signal from the high-frequency timing reference signal, and then using a final divider to generate a final timing reference signal from the mid-frequency timing reference signal. In the present method, timing reference signals generated from a phase locked loop (PLL) macrocell are not required.
    • 本发明包括可以使用来自高速串行接口的高频定时基准发生器来为集成电路提供时钟和定时要求的集成电路。 本发明的定时机制避免了锁相环(PLL)宏小区在IC中提供定时参考和定时信号的需要。 本发明的IC优选地用作包括DSP,存储器,数据路径控制器,数据接口,定制宏单元和DSP外围设备的磁盘驱动器集成电路。 高速串行接口优选地是串行ATA(SATA),通用串行总线(USB),光纤通道或串行连接SCSI(SAS)等。 本发明还包括一种在IC中产生定时参考信号的方法,该方法包括利用高速串行接口的高速定时基准发生器产生高频信号,然后使用初始分频器产生中频信号, 来自高频定时参考信号的高频定时参考信号,然后使用最终分频器从中频定时参考信号产生最终定时参考信号。 在本方法中,不需要从锁相环(PLL)宏单元产生的定时参考信号。
    • 9. 发明授权
    • High speed servo data interface system for transferring high resolution
servo position data through a data bus
    • 高速伺服数据接口系统,用于通过数据总线传送高分辨率伺服位置数据
    • US6163814A
    • 2000-12-19
    • US027268
    • 1998-02-20
    • John P. Hill
    • John P. Hill
    • G06F3/06G06F13/00G11B5/596
    • G06F3/0613G06F3/0655G06F3/0674
    • The invention provides a high-speed interface that transfers servo position data from the read channel integrated circuit to the drive control integrated circuit or another integrated circuit. The high-speed interface eliminates the need for analog pins on the integrated circuits to lower the cost of the system. The high-speed interface also eliminates the use of the serial interface to transfer the servo position data which speeds up the data transfer. Examples of servo position data include high-resolution servo position data and coarse-resolution servo position data. A read channel integrated circuit transfers the user data and the high-resolution servo position data to a data bus, such as an NRZ bus. The data bus transfers the user data and the high-resolution servo position data to another integrated circuit, such as a drive control integrated circuit. The other integrated circuit receives the user data and the high-resolution servo position data from the data bus. The coarse-resolution servo position data can also be transferred over the data bus.
    • 本发明提供一种高速接口,其将伺服位置数据从读通道集成电路传送到驱动控制集成电路或另一集成电路。 高速接口不需要集成电路上的模拟引脚来降低系统的成本。 高速接口也消除了使用串行接口传送伺服位置数据,加快了数据传输速度。 伺服位置数据的示例包括高分辨率伺服位置数据和粗分辨率伺服位置数据。 读通道集成电路将用户数据和高分辨率伺服位置数据传送到诸如NRZ总线的数据总线。 数据总线将用户数据和高分辨率伺服位置数据传送到诸如驱动控制集成电路的另一集成电路。 另一个集成电路从数据总线接收用户数据和高分辨率伺服位置数据。 粗分辨率伺服位置数据也可以通过数据总线传输。