会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • WIRELESS WIDE AREA NETWORK (WWAN) ASSISTED PROXIMITY WIRELESS LOCAL AREA NETWORK (WLAN) PEER-TO-PEER (P2P) CONNECTION AND OFFLOADING
    • 无线宽带网络(WWAN)辅助无线无线局域网(WLAN)对等(P2P)连接和卸载
    • US20140115058A1
    • 2014-04-24
    • US13997253
    • 2011-12-20
    • Hujun YinRongzhen YangJIN Fu
    • Hujun YinRongzhen YangJIN Fu
    • H04W4/00
    • H04W4/005H04W4/70H04W12/06H04W76/14H04W84/12H04W88/06
    • A system and method for wireless wide area network (WWAN) assisted proximity wireless local area network (WLAN) peer-to-peer (P2P) connection and offloading is disclosed. The method includes the operation of identifying a first wireless device and a second wireless device between which a WLAN P2P connection is desired. Each wireless device can have a WWAN radio and a WLAN radio. WLAN information can be sent for at least one of the first and second wireless devices via the WWAN to a P2P configuration server. A WLAN P2P configuration can be received from the P2P configuration server at the first and second wireless devices via the WWAN for WLAN P2P communication between the first and second wireless devices. A WLAN P2P connection can be set up between the first and second wireless devices using the WLAN P2P configuration. The first and the second wireless devices can communicate using the WLAN P2P connection.
    • 公开了一种用于无线广域网(WWAN)辅助接近无线局域网(WLAN)对等(P2P)连接和卸载的系统和方法。 该方法包括识别第一无线设备和在其间希望WLAN P2P连接的第二无线设备的操作。 每个无线设备可以具有WWAN无线电和WLAN无线电。 可以经由WWAN将第一和第二无线设备中的至少一个的WLAN信息发送到P2P配置服务器。 可以经由WWAN在第一和第二无线设备处的P2P配置服务器接收WLAN P2P配置,用于第一和第二无线设备之间的WLAN P2P通信。 可以使用WLAN P2P配置在第一和第二无线设备之间建立WLAN P2P连接。 第一和第二无线设备可以使用WLAN P2P连接进行通信。
    • 4. 发明授权
    • SAR assisted pipelined ADC and method for operating the same
    • SAR辅助流水线ADC及其操作方法
    • US08643529B2
    • 2014-02-04
    • US13488544
    • 2012-06-05
    • Jin-Fu Lin
    • Jin-Fu Lin
    • H03M1/12
    • H03M1/164H03M1/46
    • A method for operating a SAR assisted pipelined ADC includes enabling a SAR ADC in a current stage circuit for converting an input analog voltage into a digital code during a first time interval, resetting an operational amplifier of an MDAC in the current stage circuit during the first time interval, maintaining the SAR ADC of the current stage circuit in an enabled state for outputting during a second time interval, and enabling the MDAC in the current stage circuit during the second time interval. The method also includes enabling the SAR ADC in the current stage circuit for sampling during a third time interval and connecting the output terminal of the MDAC in the current stage circuit to the input terminal of the next stage circuit during the third time interval. The first, second, and third time intervals are continuous and do not overlap each other.
    • 一种用于操作SAR辅助流水线模数转换器的方法,包括:在当前级电路中启用SAR ADC,以便在第一时间间隔期间将输入模拟电压转换为数字代码,在第一时间段期间复位当前级电路中的MDAC的运算放大器 时间间隔,将当前级电路的SAR ADC保持在使能状态,以在第二时间间隔期间输出,并且在第二时间间隔期间启用当前级电路中的MDAC。 该方法还包括使得当前级电路中的SAR ADC在第三时间间隔期间进行采样,并且在第三时间间隔期间将当前级电路中的MDAC的输出端连接到下一级电路的输入端。 第一,第二和第三时间间隔是连续的,并且彼此不重叠。
    • 5. 发明申请
    • SAR Assisted Pipelined ADC and Method for Operating the Same
    • SAR辅助流水线ADC及其操作方法
    • US20130321184A1
    • 2013-12-05
    • US13488544
    • 2012-06-05
    • Jin-Fu Lin
    • Jin-Fu Lin
    • H03M1/38
    • H03M1/164H03M1/46
    • A method for operating a SAR assisted pipelined ADC includes enabling a SAR ADC in a current stage circuit for converting an input analog voltage into a digital code during a first time interval, resetting an operational amplifier of an MDAC in the current stage circuit during the first time interval, maintaining the SAR ADC of the current stage circuit in an enabled state for outputting during a second time interval, and enabling the MDAC in the current stage circuit during the second time interval. The method also includes enabling the SAR ADC in the current stage circuit for sampling during a third time interval and connecting the output terminal of the MDAC in the current stage circuit to the input terminal of the next stage circuit during the third time interval. The first, second, and third time intervals are continuous and do not overlap each other.
    • 一种用于操作SAR辅助流水线模数转换器的方法,包括:在当前级电路中启用SAR ADC,以便在第一时间间隔期间将输入模拟电压转换为数字代码,在第一时间段期间复位当前级电路中的MDAC的运算放大器 时间间隔,将当前级电路的SAR ADC保持在使能状态,以在第二时间间隔期间输出,并且在第二时间间隔期间启用当前级电路中的MDAC。 该方法还包括使得当前级电路中的SAR ADC在第三时间间隔期间进行采样,并且在第三时间间隔期间将当前级电路中的MDAC的输出端连接到下一级电路的输入端。 第一,第二和第三时间间隔是连续的,并且彼此不重叠。
    • 6. 发明授权
    • Successive approximation register ADC with a window predictive function
    • 具有窗口预测功能的逐次逼近寄存器ADC
    • US08390501B2
    • 2013-03-05
    • US13096908
    • 2011-04-28
    • Soon-Jyh ChangGuan-Ying HuangChun-Cheng LiuChung-Ming HuangJin-Fu LinChih-Haur Huang
    • Soon-Jyh ChangGuan-Ying HuangChun-Cheng LiuChung-Ming HuangJin-Fu LinChih-Haur Huang
    • H03M1/34
    • H03M1/462H03M1/466
    • A successive approximation register (SAR) analog-to-digital converter (ADC) is disclosed. A first and second capacitor DACs receive a first and second input signals respectively. A first coarse comparator compares an output of the first capacitor DAC with a window reference voltage, a second coarse comparator compares an output of the second capacitor DAC with the window reference voltage, and a fine comparator compares the output of the first capacitor DAC with the output of the second capacitor DAC. A SAR controller receives outputs of the first and second coarse comparators to determine whether the outputs of the first and second capacitor DACs are within a predictive window determined by the window reference voltage. The SAR controller bypasses at least one phase of analog-to-digital conversion of the SAR ADC when the outputs of the first capacitor DAC and the second capacitor DAC are determined to be within the predictive window. The SAR controller decodes the outputs of the first and second coarse comparators and the fine comparator to obtain a converted output of the SAR ADC.
    • 公开了逐次逼近寄存器(SAR)模拟 - 数字转换器(ADC)。 第一和第二电容器DAC分别接收第一和第二输入信号。 第一粗略比较器将第一电容器DAC的输出与窗口参考电压进行比较,第二粗略比较器将第二电容器DAC的输出与窗口参考电压进行比较,精细比较器将第一电容器DAC的输出与 第二电容DAC的输出。 SAR控制器接收第一和第二粗略比较器的输出,以确定第一和第二电容器DAC的输出是否在由窗口参考电压确定的预测窗口内。 当第一电容器DAC和第二电容器DAC的输出被确定为在预测窗口内时,SAR控制器绕过至少一个SAR模数转换阶段。 SAR控制器解码第一和第二粗略比较器和精细比较器的输出,以获得SAR ADC的转换输出。
    • 7. 发明授权
    • Switched-capacitor circuit and pipelined analog-to-digital converter
    • 开关电容电路和流水线模数转换器
    • US08299952B1
    • 2012-10-30
    • US13093649
    • 2011-04-25
    • Jin-Fu LinChia-Hsuan Huang
    • Jin-Fu LinChia-Hsuan Huang
    • H03M1/12
    • H03K5/00H03F3/005H03F3/45475H03F3/45986H03M1/0604H03M1/0695H03M1/442
    • A switched-capacitor circuit which comprises a first sampling capacitor, a second sampling capacitor, an op-amp, a third capacitor, and a fourth capacitor is provided. The first sampling capacitor is disposed to sample an input signal in a sampling phase. The second sampling capacitor is disposed to sample the input signal in the sampling phase. Wherein, in a first amplify phase, the third capacitor stores an offset voltage of the op-amp, the fourth capacitor stores the electric charges which are flowed from the first sampling capacitor and the second sampling capacitor, and in a second amplify phase, the fourth capacitor gives the stored electric charges back to the first sampling capacitor and the second sampling capacitor.
    • 提供了包括第一采样电容器,第二采样电容器,运算放大器,第三电容器和第四电容器的开关电容器电路。 第一采样电容器设置成在采样阶段对输入信号进行采样。 第二采样电容器设置成在采样阶段对输入信号进行采样。 其中,在第一放大相位中,第三电容器存储运算放大器的偏移电压,第四电容器存储从第一采样电容器和第二采样电容器流出的电荷,并且在第二放大相位中, 第四电容器将存储的电荷返回到第一采样电容器和第二采样电容器。
    • 8. 发明授权
    • Multiplying DAC and a method thereof
    • 乘法DAC及其方法
    • US08217819B2
    • 2012-07-10
    • US12941510
    • 2010-11-08
    • Soon-Jyh ChangJin-Fu Lin
    • Soon-Jyh ChangJin-Fu Lin
    • H03M1/66
    • H03M1/0653H03M1/806
    • The present invention is directed to a multiplying digital-to-analog converter (MDAC) and its method. First ends of capacitors are electrically coupled to an inverting input node of an amplifier, wherein two of the capacitors are alternatively configured as a feedback capacitor. Each capacitor is composed of at least two sub-capacitors. Second ends of capacitors are electrically coupled to an input signal via a number of sampling switches, and the second ends of the capacitors are electrically coupled to DAC voltages respectively via a number of amplifying switches. A sorting circuit is configured to sort the sub-capacitors, wherein the sorted sub-capacitors are then paired in a manner such that variance of mismatch among the sub-capacitors is thus averaged.
    • 本发明涉及一种乘法数模转换器(MDAC)及其方法。 电容器的第一端电耦合到放大器的反相输入节点,其中两个电容器被配置为反馈电容器。 每个电容器由至少两个子电容器组成。 电容器的第二端通过多个采样开关电耦合到输入信号,并且电容器的第二端分别经由多个放大开关电耦合到DAC电压。 排序电路被配置为对子电容器进行排序,其中分选的子电容器然后被配对,使得子电容器之间的失配的变化被平均化。
    • 10. 发明授权
    • Built-in redundancy analyzer and method for redundancy analysis
    • 内置冗余分析器​​和冗余分析方法
    • US07779312B2
    • 2010-08-17
    • US11837721
    • 2007-08-13
    • Tsu-Wei TsengChih-Chiang HsuJin-Fu LiChien-Yuan Pao
    • Tsu-Wei TsengChih-Chiang HsuJin-Fu LiChien-Yuan Pao
    • G11C29/00
    • G11C29/4401G11C29/16G11C29/44G11C29/70G11C2029/0401
    • A built-in redundancy analyzer and a redundancy analysis method thereof for a chip having a plurality of repairable memories are provided. The method includes the following steps. First, the identification code of a repairable memory containing a fault (“fault memory” for short) is identified and a parameter is provided according to the identification code. The parameter includes the length of row address, the length of column address, the length of word, the number of redundancy rows, and the number of redundancy columns of the fault memory. Since the parameter of every individual repairable memory is different, the fault location is converted into a general format according to the parameter for easier processing. A redundancy analysis is then performed according to the parameter and the converted fault location, and the analysis result is converted from the general format to the format of the fault memory and output to the fault memory.
    • 提供了一种用于具有多个可修复存储器的芯片的内置冗余分析器​​及其冗余分析方法。 该方法包括以下步骤。 首先,识别包含故障的可修复存储器的识别码(简称为“故障存储器”),并根据识别码提供参数。 该参数包括行地址的长度,列地址的长度,字的长度,冗余行的数量以及故障存储器的冗余列数。 由于每个可修复存储器的参数不同,所以根据参数将故障位置转换为一般格式,便于处理。 然后根据参数和转换的故障位置执行冗余分析,并将分析结果从通用格式转换为故障存储器的格式,并输出到故障存储器。