专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07349973B2 Data transfer control device, electronic equipment, and data transfer control method 失效
标题翻译：数据传输控制装置，电子设备和数据传输控制方法
公开(公告)号：US07349973B2
公开(公告)日：2008-03-25
申请号：US10377632
申请日：2003-03-04
申请人： Nobuyuki Saito , Hiroaki Shimono , Takuya Ishida , Yoshiyuki Kamihara , Kenyou Nagao
发明人： Nobuyuki Saito , Hiroaki Shimono , Takuya Ishida , Yoshiyuki Kamihara , Kenyou Nagao
IPC分类号： G06F15/16
CPC分类号： G06F13/4295
摘要： A transaction is automatically issued with respect to one of end points and data is automatically transferred while the remaining data size of the transfer data is calculated based on the total size and the maximum packet size. When the remaining data size in the current transaction is less than the maximum packet size, the next transaction is issued automatically, and a short packet is transferred automatically to nest one of the end points. When the payload size of the packet to be transferred by the current transaction is the maximum packet size and the remaining data size of the transfer data is zero, a short packet of zero data length is transferred automatically to the next one of the end points. When DMA transfer is complete and the remaining data to be transferred is zero, a short packet of zero data length is transferred automatically in response to an IN token from a host. Data transfer according to USB On-The-Go is performed.
摘要翻译：相对于一个端点自动发出交易，并且基于总大小和最大分组大小计算传输数据的剩余数据大小而自动传送数据。当当前事务中的剩余数据大小小于最大数据包大小时，会自动发出下一个事务，并自动传输一个短数据包来嵌套一个端点。当由当前事务传送的分组的有效载荷大小是最大分组大小，传输数据的剩余数据大小为零时，零数据长度的短分组将自动传送到下一个端点。当DMA传输完成并且要传输的剩余数据为零时，响应于来自主机的IN令牌自动传送零数据长度的短数据包。根据USB On-The-Go进行数据传输。

2. 发明申请

US20050091564A1 Data transfer control device, electronic instrument, and data transfer control method 失效
标题翻译：数据传输控制装置，电子仪器和数据传输控制方法
公开(公告)号：US20050091564A1
公开(公告)日：2005-04-28
申请号：US10941826
申请日：2004-09-16
申请人： Shun Oshita , Shinsuke Kubota , Hiroaki Shimono
发明人： Shun Oshita , Shinsuke Kubota , Hiroaki Shimono
IPC分类号： G06F13/38 , H04L1/08 , H04L1/18 , H04L29/08
CPC分类号： H04L1/1887 , H04L1/1874
摘要： A data transfer control device for data transfer through a bus, includes: a buffer controller which controls access to a packet buffer which stores data; and a transfer controller which controls transfer of the data stored in the packet buffer. A transaction for performing data transfer with a transfer destination is issued, and when a negative acknowledgment (NAK) response to the issued transaction is returned from the transfer destination, issuance of a retransmission transaction for the NAK response is allowed after waiting for a predetermined skip timing.
摘要翻译：一种用于通过总线进行数据传输的数据传输控制装置，包括：控制对存储数据的分组缓冲器的访问的缓冲器控制器; 以及传送控制器，其控制存储在分组缓冲器中的数据的传送。发布用于执行与传送目的地的数据传输的事务，并且当从传送目的地返回对发出的事务的否定确认（NAK）响应时，在等待预定的跳过之后允许发送用于NAK响应的重传事务定时。

3. 发明授权

US07469304B2 Data transfer control device, electronic equipment, and method for a data transfer through a bus, the data transfer control device including a register and a packet buffer that are commonly used during a host operation and a peripheral operation 失效
标题翻译：数据传输控制装置，电子设备和通过总线进行数据传送的方法，数据传输控制装置包括在主机操作和外围操作期间通常使用的寄存器和分组缓冲器
公开(公告)号：US07469304B2
公开(公告)日：2008-12-23
申请号：US10369630
申请日：2003-02-21
申请人： Nobuyuki Saito , Hiroaki Shimono , Yoshiyuki Kamihara , Hironobu Kazama
发明人： Nobuyuki Saito , Hiroaki Shimono , Yoshiyuki Kamihara , Hironobu Kazama
IPC分类号： G06F3/00
CPC分类号： H04L12/40052 , H04L12/40058 , H04L12/40123 , H04L49/90
摘要： A data transfer control device includes an OTG (state) controller which controls a plurality of states including a host operation state and a peripheral operation state, a host controller which is connected with a transceiver during the host operation, a peripheral controller which is connected with the transceiver during the peripheral operation, a register section including transfer condition registers which are used commonly during the host operation and the peripheral operation, and a buffer controller which controls access to a packet buffer used commonly by the host controller and the peripheral controller. Pipe regions PIPE0 to PIPEe are allocated in the packet buffer during the host operation, and endpoint regions EP0 to EPe are allocated in the packet buffer during the peripheral operation.
摘要翻译：数据传输控制装置包括控制包括主机操作状态和外围操作状态在内的多种状态的OTG（状态）控制器，在主机操作期间与收发器连接的主机控制器，与在外围操作期间的收发器，包括在主机操作和外围操作期间共同使用的传送条件寄存器的寄存器部分，以及控制对主机控制器和外围控制器共同使用的分组缓冲器的访问的缓冲器控制器。管理区域PIPE0至PIPEe在主机操作期间被分配在分组缓冲器中，端点区域EP0至EPe在外围操作期间被分配在分组缓冲器中。

4. 发明授权

US07039826B2 Circuit for controlling the clock supplied to a state controller in a data transfer control device according to states of first and second devices 失效
标题翻译：用于根据第一和第二装置的状态控制提供给数据传送控制装置中的状态控制器的时钟的电路
公开(公告)号：US07039826B2
公开(公告)日：2006-05-02
申请号：US10379686
申请日：2003-03-06
申请人： Nobuyuki Saito , Hiroaki Shimono
发明人： Nobuyuki Saito , Hiroaki Shimono
IPC分类号： G06F1/04
CPC分类号： G06F1/3209 , G06F1/3203 , G06F1/3237 , G06F1/324 , G06F1/3253 , G06F1/3287 , Y02D10/126 , Y02D10/128 , Y02D10/151 , Y02D10/171
摘要： In a clock generating circuit, clocks generated therein are distributed by a clock distribution control circuit for every circuit block. In a clock output control circuit, a clock command is decoded by a clock command decoder and output of the clocks is controlled for every circuit block. A data transfer control device having a clock control circuit functions as a first device or a second device to transfer data as a host or a peripheral. When the data transfer control device function as a second device and in an idle state, it controls clock output to a state controller which controls switching between a host function and a peripheral function.
摘要翻译：在时钟发生电路中，其中产生的时钟由每个电路块的时钟分配控制电路分配。在时钟输出控制电路中，由时钟指令解码器对时钟指令进行解码，并对每个电路块控制时钟的输出。具有时钟控制电路的数据传输控制装置作为第一装置或第二装置，作为主机或外围设备传送数据。当数据传输控制装置用作第二装置并处于空闲状态时，它将时钟输出控制到控制主机功能和外设功能之间切换的状态控制器。

5. 发明授权

US07337382B2 Data transfer control device, electronic instrument, and data transfer control method 失效
标题翻译：数据传输控制装置，电子仪器和数据传输控制方法
公开(公告)号：US07337382B2
公开(公告)日：2008-02-26
申请号：US10941826
申请日：2004-09-16
申请人： Shun Oshita , Shinsuke Kubota , Hiroaki Shimono
发明人： Shun Oshita , Shinsuke Kubota , Hiroaki Shimono
IPC分类号： G08C25/02 , H04L1/18
CPC分类号： H04L1/1887 , H04L1/1874
摘要： A data transfer control device for data transfer through a bus, includes: a buffer controller which controls access to a packet buffer which stores data; and a transfer controller which controls transfer of the data stored in the packet buffer. A transaction for performing data transfer with a transfer destination is issued, and when a negative acknowledgment (NAK) response to the issued transaction is returned from the transfer destination, issuance of a retransmission transaction for the NAK response is allowed after waiting for a predetermined skip timing.
摘要翻译：一种用于通过总线进行数据传输的数据传输控制装置，包括：控制对存储数据的分组缓冲器的访问的缓冲器控制器; 以及传送控制器，其控制存储在分组缓冲器中的数据的传送。发布用于执行与传送目的地的数据传输的事务，并且当从传送目的地返回对发出的事务的否定确认（NAK）响应时，在等待预定的跳过之后允许发送用于NAK响应的重传事务定时。

6. 发明授权

US07028109B2 Data transfer control device including buffer controller with plurality of pipe regions allocated to plurality of endpoints 失效
标题翻译：数据传输控制装置包括具有分配给多个端点的多个管道区域的缓冲器控制器
公开(公告)号：US07028109B2
公开(公告)日：2006-04-11
申请号：US10377763
申请日：2003-03-04
申请人： Nobuyuki Saito , Shinsuke Kubota , Hiroaki Shimono , Kuniaki Matsuda
发明人： Nobuyuki Saito , Shinsuke Kubota , Hiroaki Shimono , Kuniaki Matsuda
IPC分类号： G06F3/00
CPC分类号： G06F13/4022
摘要： A plurality of pipe regions PIPE0 to PIPEe in which data transferred to and from endpoints is stored are allocated in a packet buffer (FIFO). Transfer condition information on data transfer between the pipe regions and the endpoints is set in transfer condition registers TREG0 to TREGe in a register section. A host (transfer) controller automatically generates a transaction for each of the endpoints based on the transfer condition information (total size, maximum packet size, transfer direction, number of continuous execution times, token issue interval, and the like) set in the transfer condition registers, and automatically transfers data between each pipe region and the endpoint. An OTG (state) controller which controls a state of USB On-The-Go is provided. The pipe regions are allocated in the packet buffer during a host operation.
摘要翻译：在存储分组缓冲器（FIFO）的情况下分配存储了从端点传送的数据的多个管道区域PIPE 0〜PIPEe。在管道区域和端点之间的数据传输的转移条件信息被设置在寄存器部分的传送条件寄存器TREG 0到TREGe中。主机（传输）控制器根据转移中设置的传送条件信息（总大小，最大包大小，传送方向，连续执行次数，令牌发放间隔等）自动生成每个端点的事务。条件寄存器，并在每个管道区域和端点之间自动传输数据。提供控制USB On-The-Go状态的OTG（状态）控制器。管道区域在主机操作期间被分配在分组缓冲器中。

7. 发明授权

US07076683B2 Clock control circuit for controlling an oscillation circuit in a data transfer control device according to states of a first device and a second device 失效
标题翻译：时钟控制电路，用于根据第一设备和第二设备的状态来控制数据传输控制设备中的振荡电路
公开(公告)号：US07076683B2
公开(公告)日：2006-07-11
申请号：US10379727
申请日：2003-03-06
申请人： Nobuyuki Saito , Hiroaki Shimono
发明人： Nobuyuki Saito , Hiroaki Shimono
IPC分类号： G06F1/04
CPC分类号： G06F1/3209 , G06F1/3215 , G06F1/3237 , G06F1/3253 , Y02D10/128 , Y02D10/151
摘要： An oscillation circuit generates a reference clock signal for a clock signal supplied to each section of a data transfer control device. In a clock output control circuit, a clock command is decoded by a clock command decoder and oscillation of the oscillation circuit is controlled. The data transfer control device including a clock control circuit transfers data as a host or a peripheral in a state being set to either a self-powered first device or a second device which can operate by using a power supply on a bus. The oscillation operation of the oscillation circuit is suspended in an idle state of the second device.
摘要翻译：振荡电路产生用于提供给数据传送控制装置的每个部分的时钟信号的参考时钟信号。在时钟输出控制电路中，通过时钟指令解码器解码时钟指令，控制振荡电路的振荡。包括时钟控制电路的数据传输控制装置在被设置为能够通过使用总线上的电源进行操作的自供电的第一装置或第二装置的状态下将数据作为主机或外围设备进行传输。振荡电路的振荡动作暂停在第二装置的空闲状态。

8. 发明授权

US4914076A Method of producing an adsorbent for separation and recovery of CO 失效
标题翻译：生产用于分离和回收CO的吸附剂的方法
公开(公告)号：US4914076A
公开(公告)日：1990-04-03
申请号：US278509
申请日：1988-12-01
申请人： Toshiaki Tsuji , Akira Shiraki , Hiroaki Shimono
发明人： Toshiaki Tsuji , Akira Shiraki , Hiroaki Shimono
IPC分类号： B01J20/10 , B01D53/62 , B01J20/08 , B01J20/32 , C01B32/40
CPC分类号： B01J20/3204 , B01J20/0237 , B01J20/0288 , B01J20/3236 , C01B31/18
摘要： The adsorbent for separation and recovery of CO is prepared by contacting an alumina or silica-alumina carrier with a mixed solution or dispersion of a cupric salt and a reducing agent in a solvent and, then, removing the solvent. The preferred cupric salt is cupric chloride.
摘要翻译：用于分离和回收CO的吸附剂通过使氧化铝或二氧化硅 - 氧化铝载体与铜盐和还原剂的混合溶液或分散体在溶剂中接触，然后除去溶剂来制备。优选的铜盐是氯化铜。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式