专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090271172A1 Emulating A Computer Run Time Environment 审中-公开
标题翻译：仿真计算机运行时环境
公开(公告)号：US20090271172A1
公开(公告)日：2009-10-29
申请号：US12108770
申请日：2008-04-24
申请人： Eric O. Mejdrich , Paul E. Schardt , Corey V. Swenson
发明人： Eric O. Mejdrich , Paul E. Schardt , Corey V. Swenson
IPC分类号： G06F9/455
CPC分类号： G06F9/45554
摘要： Emulating a computer run time environment as a component of a dynamic binary translation loop that translates target executable code compiled for execution on a target computer to code executable on a host computer of a kind other than the target computer, the target executable code including function calls to functions to be translated. Embodiments of the present invention include: determining, upon encountering in the binary translation loop a function call to a function to be translated, that the function call is a call to a host library function in a host native library; hashing a target executable image of the function to be translated from the target executable code, thereby producing a hash value; and using the hash value as an index to retrieve from a thunk table a host native address of the host library function in the host native library.
摘要翻译：将计算机运行时环境作为动态二进制翻译循环的组成部分，将目标计算机上编译的目标可执行代码转换为在目标计算机之外的主机上的可执行代码，目标可执行代码包括函数调用要翻译的功能。本发明的实施例包括：当在二进制翻译循环中遇到对待转换的函数的函数调用时，确定函数调用是对主机本地库中的主机库函数的调用; 从目标可执行代码散列要转换的功能的目标可执行映像，从而产生散列值; 并使用哈希值作为索引从主表中检索宿主本机库中主机库函数的主机本机地址。

2. 发明授权

US09075623B2 External auxiliary execution unit interface for format conversion of instruction from issue unit to off-chip auxiliary execution unit 有权
标题翻译：外部辅助执行单元接口，用于从发布单元到片外辅助执行单元的指令格式转换
公开(公告)号：US09075623B2
公开(公告)日：2015-07-07
申请号：US13352907
申请日：2012-01-18
申请人： Eric O. Mejdrich , Paul E. Schardt , Robert A. Shearer , Corey V. Swenson
发明人： Eric O. Mejdrich , Paul E. Schardt , Robert A. Shearer , Corey V. Swenson
IPC分类号： G06F9/38 , G06F15/80 , G06F15/78
CPC分类号： G06F9/3881 , G06F9/3877 , G06F15/7864 , G06F15/8038
摘要： An external Auxiliary Execution Unit (AXU) interface is provided between a processing core disposed in a first programmable chip and an off-chip AXU disposed in a second programmable chip to integrate the AXU with an issue unit, a fixed point execution unit, and optionally other functional units in the processing core. The external AXU interface enables the issue unit to issue instructions to the AXU in much the same manner as the issue unit would be able to issue instructions to an AXU that was disposed on the same chip. By doing so, the AXU on the second programmable chip can be designed, tested and verified independent of the processing core on the first programmable chip, thereby enabling a common processing core, which has been designed, tested, and verified, to be used in connection with multiple different AXU designs.
摘要翻译：在设置在第一可编程芯片中的处理核心和设置在第二可编程芯片中的芯片外AXU之间提供外部辅助执行单元（AXU）接口，以将AXU与发行单元，固定点执行单元以及可选地处理核心中的其他功能单元。外部AXU接口使发布单元能够以与发布单元能够向安置在同一芯片上的AXU发出指令的方式大致相同的方式向AXU发出指令。通过这样做，可以独立于第一可编程芯片上的处理核心设计，测试和验证第二可编程芯片上的AXU，从而使已经设计，测试和验证的公共处理核心被用于连接多个不同的AXU设计。

3. 发明申请

US20130185542A1 EXTERNAL AUXILIARY EXECUTION UNIT INTERFACE TO OFF-CHIP AUXILIARY EXECUTION UNIT 有权
标题翻译：外部辅助执行单元接口切换辅助执行单元
公开(公告)号：US20130185542A1
公开(公告)日：2013-07-18
申请号：US13352907
申请日：2012-01-18
申请人： Eric O. Mejdrich , Paul E. Schardt , Robert A. Shearer , Corey V. Swenson
发明人： Eric O. Mejdrich , Paul E. Schardt , Robert A. Shearer , Corey V. Swenson
IPC分类号： G06F9/30
CPC分类号： G06F9/3881 , G06F9/3877 , G06F15/7864 , G06F15/8038
摘要： An external Auxiliary Execution Unit (AXU) interface is provided between a processing core disposed in a first programmable chip and an off-chip AXU disposed in a second programmable chip to integrate the AXU with an issue unit, a fixed point execution unit, and optionally other functional units in the processing core. The external AXU interface enables the issue unit to issue instructions to the AXU in much the same manner as the issue unit would be able to issue instructions to an AXU that was disposed on the same chip. By doing so, the AXU on the second programmable chip can be designed, tested and verified independent of the processing core on the first programmable chip, thereby enabling a common processing core, which has been designed, tested, and verified, to be used in connection with multiple different AXU designs.
摘要翻译：在设置在第一可编程芯片中的处理核心和设置在第二可编程芯片中的芯片外AXU之间提供外部辅助执行单元（AXU）接口，以将AXU与发行单元，固定点执行单元以及可选地处理核心中的其他功能单元。外部AXU接口使发布单元能够以与发布单元能够向安置在同一芯片上的AXU发出指令的方式大致相同的方式向AXU发出指令。通过这样做，可以独立于第一可编程芯片上的处理核心设计，测试和验证第二可编程芯片上的AXU，从而使已经设计，测试和验证的公共处理核心被用于连接多个不同的AXU设计。

4. 发明申请

US20090271165A1 Simultaneous Parameter-Driven and Deterministic Simulation With or Without Synchronization 有权
标题翻译：具有或不具有同步的同时参数驱动和确定性模拟
公开(公告)号：US20090271165A1
公开(公告)日：2009-10-29
申请号：US12108145
申请日：2008-04-23
申请人： Duane A. Averill , Christopher T. Phan , Corey V. Swenson , Sharon D. Vincent
发明人： Duane A. Averill , Christopher T. Phan , Corey V. Swenson , Sharon D. Vincent
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A method for allowing simultaneous parameter-driven and deterministic simulation during verification of a hardware design, comprising: enabling a plurality of random parameter-driven commands from a random command generator to execute in a simulation environment during verification of the hardware design through a command managing device; and enabling a plurality of deterministic commands from a manually-driven testcase port to execute in the simulation environment simultaneously with the plurality of random parameter-driven commands during verification of the hardware design through the command managing device, the plurality of deterministic commands and the plurality of random parameter-driven commands each verify the functionality of the hardware design.
摘要翻译：一种用于在验证硬件设计期间同时进行参数驱动和确定性仿真的方法，包括：使得来自随机指令生成器的多个随机参数驱动命令能够在通过命令管理验证硬件设计的模拟环境中执行设备; 并且通过所述命令管理装置在所述硬件设计的验证期间使得来自手动驱动的测试用例端口的多个确定性命令能够在所述模拟环境中与所述多个随机参数驱动命令同时执行，所述多个确定性命令和所述多个的随机参数驱动命令每个验证硬件设计的功能。

5. 发明授权

US08494833B2 Emulating a computer run time environment 有权
标题翻译：模拟电脑运行时环境
公开(公告)号：US08494833B2
公开(公告)日：2013-07-23
申请号：US12118059
申请日：2008-05-09
申请人： Eric O. Mejdrich , Paul E. Schardt , Corey V. Swenson
发明人： Eric O. Mejdrich , Paul E. Schardt , Corey V. Swenson
IPC分类号： G06F9/455 , G06F9/45
CPC分类号： G06F9/45533
摘要： Emulating a computer run time environment including: storing translated code in blocks of a translated code cache, each block of the translated code cache designated for storage of translated code for a separate one of the target executable processes, including identifying each block in dependence upon an identifier of the process for which the block is designated as storage; executing by the emulation environment a particular one of the target executable processes, using for target code translation the translated code in the block of the translated code cache designated as storage for the particular process; and upon encountering a context switch by the target operating system to execution of a new target executable process, changing from the block designated for the particular process to using for target code translation the translated code in the block of the translated code cache designated as storage for the new target executable process.
摘要翻译：模拟计算机运行时间环境，包括：将转换后的代码存储在翻译的代码高速缓存的块中，转换的代码缓存的每个块被指定用于存储针对目标可执行进程的单独的一个的转换的代码，包括依赖于将块指定为存储的进程的标识符; 由仿真环境执行目标可执行过程中的特定一个，使用目标代码将被转换的代码缓存的块中的转换后的代码转换为特定进程的存储; 并且当遇到由目标操作系统执行新的目标可执行过程的上下文切换时，从为特定进程指定的块改变为使用目标代码转换所转换的代码缓存的块中被转换的代码缓存指定为存储新的目标可执行过程。

6. 发明申请

US20090282139A1 Emulating A Computer Run Time Environment 有权
标题翻译：仿真计算机运行时环境
公开(公告)号：US20090282139A1
公开(公告)日：2009-11-12
申请号：US12118059
申请日：2008-05-09
申请人： Eric O. Mejdrich , Paul E. Schardt , Corey V. Swenson
发明人： Eric O. Mejdrich , Paul E. Schardt , Corey V. Swenson
IPC分类号： G06F9/455 , G06F15/16
CPC分类号： G06F9/45533
摘要： Emulating a computer run time environment including: storing translated code in blocks of a translated code cache, each block of the translated code cache designated for storage of translated code for a separate one of the target executable processes, including identifying each block in dependence upon an identifier of the process for which the block is designated as storage; executing by the emulation environment a particular one of the target executable processes, using for target code translation the translated code in the block of the translated code cache designated as storage for the particular process; and upon encountering a context switch by the target operating system to execution of a new target executable process, changing from the block designated for the particular process to using for target code translation the translated code in the block of the translated code cache designated as storage for the new target executable process.
摘要翻译：模拟计算机运行时间环境，包括：将转换后的代码存储在翻译的代码高速缓存的块中，转换的代码缓存的每个块被指定用于存储针对目标可执行进程的单独的一个的转换的代码，包括依赖于将块指定为存储的进程的标识符; 由仿真环境执行目标可执行过程中的特定一个，使用目标代码将被转换的代码缓存的块中的转换后的代码转换为特定进程的存储; 并且当遇到由目标操作系统执行新的目标可执行过程的上下文切换时，从为特定进程指定的块改变为使用目标代码转换所转换的代码缓存的块中被转换的代码缓存指定为存储新的目标可执行过程。

7. 发明授权

US07865854B2 Simultaneous parameter-driven and deterministic simulation with or without synchronization 有权
标题翻译：具有或不具有同步性的同时参数驱动和确定性仿真
公开(公告)号：US07865854B2
公开(公告)日：2011-01-04
申请号：US12108145
申请日：2008-04-23
申请人： Duane A. Averill , Christopher T. Phan , Corey V. Swenson , Sharon D. Vincent
发明人： Duane A. Averill , Christopher T. Phan , Corey V. Swenson , Sharon D. Vincent
IPC分类号： G06F17/50 , G06F9/45
CPC分类号： G06F17/5022
摘要： A method for allowing simultaneous parameter-driven and deterministic simulation during verification of a hardware design, comprising: enabling a plurality of random parameter-driven commands from a random command generator to execute in a simulation environment during verification of the hardware design through a command managing device; and enabling a plurality of deterministic commands from a manually-driven testcase port to execute in the simulation environment simultaneously with the plurality of random parameter-driven commands during verification of the hardware design through the command managing device, the plurality of deterministic commands and the plurality of random parameter-driven commands each verify the functionality of the hardware design.
摘要翻译：一种用于在验证硬件设计期间同时进行参数驱动和确定性仿真的方法，包括：使得来自随机指令生成器的多个随机参数驱动命令能够在通过命令管理验证硬件设计的模拟环境中执行设备; 并且通过所述命令管理装置在所述硬件设计的验证期间使得来自手动驱动的测试用例端口的多个确定性命令能够在所述模拟环境中与所述多个随机参数驱动命令同时执行，所述多个确定性命令和所述多个的随机参数驱动命令每个验证硬件设计的功能。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式