会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Method of forming a semiconductor device with metal silicide regions
    • 用金属硅化物区形成半导体器件的方法
    • US06268255B1
    • 2001-07-31
    • US09479402
    • 2000-01-06
    • Paul R. BesserChristian ZistlNicholas J. Kepler
    • Paul R. BesserChristian ZistlNicholas J. Kepler
    • H01L21336
    • H01L21/28052H01L21/28518H01L29/6659
    • The present invention is directed to a method of making a semiconductor device. In one illustrative embodiment, the method comprises forming a first layer comprised of polysilicon, forming a second layer comprised of a refractory metal above the layer of polysilicon and converting at least a portion of the second layer to a first metal silicide. The method further comprises forming an anti-reflective coating layer above the layer of refractory metal or the first metal silicide layer, and patterning the first metal silicide layer and the layer of polysilicon to define a gate stack comprised of a first metal silicide region and a layer of polysilicon, forming a plurality of source/drain regions in the substrate, forming a third layer comprised of a refractory metal above at least the gate stack and the source/drain regions, and converting at least a portion of the third layer to a second metal silicide region.
    • 本发明涉及制造半导体器件的方法。 在一个说明性实施例中,该方法包括形成由多晶硅组成的第一层,在多晶硅层上形成由难熔金属组成的第二层,并将第二层的至少一部分转化为第一金属硅化物。 该方法还包括在难熔金属层或第一金属硅化物层之上形成抗反射涂层,以及对第一金属硅化物层和多晶硅层进行构图以限定由第一金属硅化物区和 多晶硅层,在衬底中形成多个源极/漏极区域,在至少栅极堆叠和源极/漏极区域上形成由难熔金属组成的第三层,并将第三层的至少一部分转化为 第二金属硅化物区域。
    • 5. 发明授权
    • Reverse electroplating of barrier metal layer to improve electromigration performance in copper interconnect devices
    • 阻挡金属层反向电镀以提高铜互连器件的电迁移性能
    • US06261963B1
    • 2001-07-17
    • US09611729
    • 2000-07-07
    • Larry ZhaoPaul R. BesserEric M. ApelgrenChristian ZistlJonathan B. Smith
    • Larry ZhaoPaul R. BesserEric M. ApelgrenChristian ZistlJonathan B. Smith
    • H01L21302
    • H01L21/76873H01L21/2885H01L21/76829H01L21/76835H01L21/7684H01L21/76843H01L21/76844H01L21/76877Y10S438/927
    • A method is provided for forming a conductive interconnect, the method comprising forming a first dielectric layer above a structure layer, forming a first opening in the first dielectric layer, and forming a first conductive structure in the first opening. The method also comprises forming a second dielectric layer above the first dielectric layer and above the first conductive structure, forming a second opening in the second dielectric layer above at least a portion of the first conductive structure, the second opening having a side surface and a bottom surface, and forming at least one barrier metal layer in the second opening on the side surface and on the bottom surface. In addition, the method comprises removing a portion of the at least one barrier metal layer from the bottom surface, and forming a second conductive structure in the second opening, the second conductive structure contacting the at least the portion of the first conductive structure. The method further comprises forming the conductive interconnect by annealing the second conductive structure and the first conductive structure.
    • 提供了一种用于形成导电互连的方法,所述方法包括在结构层上形成第一介电层,在第一介电层中形成第一开口,并在第一开口中形成第一导电结构。 该方法还包括在第一介电层之上和第一导电结构之上形成第二电介质层,在第二导电结构的至少一部分上方的第二电介质层中形成第二开口,第二开口具有侧表面和 并且在侧表面和底表面上的第二开口中形成至少一个阻挡金属层。 此外,该方法包括从底表面去除至少一个阻挡金属层的一部分,以及在第二开口中形成第二导电结构,第二导电结构与第一导电结构的至少一部分接触。 该方法还包括通过使第二导电结构和第一导电结构退火来形成导电互连。
    • 7. 发明授权
    • Simultaneous formation of device and backside contacts on wafers having a buried insulator layer
    • 在具有掩埋绝缘体层的晶片上同时形成器件和背面触点
    • US07005380B2
    • 2006-02-28
    • US10446974
    • 2003-05-28
    • Massud AminpurGert BurbachChristian Zistl
    • Massud AminpurGert BurbachChristian Zistl
    • H01L21/302
    • H01L21/743H01L21/76802H01L21/76838H01L21/84H01L27/1203Y10S438/96
    • A semiconductor device manufacturing method is provided where a device structure is formed on top of a wafer that comprises a backside semiconductor substrate, a buried insulator layer and a top semiconductor layer. Then, an etch stop layer is formed upon the wafer that carries the device structure, and a window is formed in the etch stop layer. Further, a dielectric layer is formed upon the etch stop layer that has the window. Then, a first contact hole through the dielectric layer and the window down to the backside semiconductor substrate is simultaneously etched with at least one second contact hole through the dielectric layer down to the device structure. The wafer may be a silicon-on-insulator (SOI) wafer, and the etch stop layer and the dielectric layer may be formed by depositing silicon oxynitride and tetraethyl orthosilicate (TEOS), respectively. The device structure may be a CMOS transistor structure.
    • 提供一种半导体器件制造方法,其中在包括背面半导体衬底,埋入绝缘体层和顶部半导体层的晶片的顶部上形成器件结构。 然后,在承载器件结构的晶片上形成蚀刻停止层,并且在蚀刻停止层中形成窗口。 此外,在具有窗口的蚀刻停止层上形成介电层。 然后,通过电介质层和向下到半导体衬底的窗口的第一接触孔同时被至少一个通过介电层的第二接触孔蚀刻到器件结构。 晶片可以是绝缘体上硅(SOI)晶片,并且蚀刻停止层和电介质层可以分别通过沉积氮氧化硅和原硅酸四乙酯(TEOS)来形成。 器件结构可以是CMOS晶体管结构。