专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100194616A1 Systems and Methods for Synchronous, Retimed Analog to Digital Conversion 有权
标题翻译：用于同步，重定时模数转换的系统和方法
公开(公告)号：US20100194616A1
公开(公告)日：2010-08-05
申请号：US12669481
申请日：2008-06-06
申请人： Erik Chmelar , Choshu Ito , William Loh
发明人： Erik Chmelar , Choshu Ito , William Loh
IPC分类号： H03M1/12
CPC分类号： H03M1/1215 , H03M1/002 , H03M1/361
摘要： Various embodiments of the present invention provide systems and methods for analog to digital conversion. For example, a retimed analog to digital converter is disclosed that includes a first set of sub-level interleaves and a second set of sub-level interleaves. The first set of sub-level interleaves includes a first sub-level interleave with a first set of comparators synchronized to a first clock phase, and a second sub-level interleave with a second set of comparators synchronized to a second clock phase. The second set of sub-level interleaves includes a third sub-level interleave with a third set of comparators synchronized to a third clock phase, and a fourth sub-level interleave with a fourth set of comparators synchronized to a fourth clock phase. A global interleave selects one of the first set of comparators based at least in part on an output from the second set of sub-level interleaves, and one of the third set of comparators based at least in part on an output from the first set of sub-level interleaves. In some instances of the aforementioned embodiments, an output of the first sub-level interleave and an output of the second sub-level interleave are synchronized to the third clock phase, and an output of the third sub-level interleave and an output of the fourth sub-level interleave are synchronized to the first clock phase.
摘要翻译：本发明的各种实施例提供了用于模数转换的系统和方法。例如，公开了一种重新定时的模数转换器，其包括第一组子电平交织和第二组子电平交织。第一组子电平交织包括与第一时钟相位同步的第一组比较器的第一子电平交织以及与第二时钟相位同步的第二组比较器的第二子电平交织。第二组子电平交织包括与第三组比较器同步到第三时钟相位的第三子电平交织以及与第四时钟相位同步的第四组比较器的第四子电平交织。至少部分地基于来自第二组子电平交织组的输出和第三组比较器中的一个，至少部分地基于第一组比较器的输出，选择第一组比较器中的一个，子级交错。在上述实施例的一些情况下，第一子电平交织的输出和第二子电平交织的输出被同步到第三时钟相位，并且第三子电平交织的输出和第四子电平交错同步到第一时钟相位。

2. 发明授权

US07696915B2 Analog-to-digital converter having reduced number of activated comparators 有权
标题翻译：具有减少的激活的比较器数量的模数转换器
公开(公告)号：US07696915B2
公开(公告)日：2010-04-13
申请号：US12108791
申请日：2008-04-24
申请人： Erik Chmelar , Choshu Ito
发明人： Erik Chmelar , Choshu Ito
IPC分类号： H03M1/36
CPC分类号： H03M1/182 , H03M1/002 , H03M1/004 , H03M1/361 , H03M1/367
摘要： An ADC circuit includes multiple comparators and a controller coupled to the comparators. Each of the comparators is operative to generate an output indicative of a difference between a first signal representative of an input signal applied to the ADC circuit and a corresponding reference signal. The controller is operative to perform at least one of: (i) activating a subset of the comparators during a given sample period being; and (ii) controlling levels of the corresponding reference signals of the comparators as a function of a level of the input signal. A number of active comparators during the given sample period is no greater than one less than a number of regions into which the input signal is quantized.
摘要翻译： ADC电路包括多个比较器和耦合到比较器的控制器。每个比较器可操作以产生指示表示施加到ADC电路的输入信号的第一信号与对应的参考信号之间的差的输出。控制器可操作以执行以下至少之一：（i）在给定的采样周期期间激活比较器的子集; 和（ii）根据输入信号的电平来控制比较器的相应参考信号的电平。给定采样周期内的多个有源比较器不小于输入信号被量化的区域数量的一个。

3. 发明申请

US20090296292A1 Electrostatic Discharge Protection Circuit Employing a Micro Electro-Mechanical Systems (MEMS) Structure 有权
标题翻译：采用微机电系统（MEMS）结构的静电放电保护电路
公开(公告)号：US20090296292A1
公开(公告)日：2009-12-03
申请号：US12128108
申请日：2008-05-28
申请人： Tze Wee Chen , William Loh , Choshu Ito
发明人： Tze Wee Chen , William Loh , Choshu Ito
IPC分类号： H02H9/00 , H01H59/00
CPC分类号： H01H59/0009 , H02H9/046
摘要： An ESD protection circuit for protecting a host circuit coupled to a signal pad from an ESD event occurring at the signal pad includes at least one MEMS switch which is electrically connected to the signal pad. The MEMS switch includes a first contact structure adapted for connection to the signal pad, and a second contact structure adapted for connection to a voltage supply source. The first and second contact structures are coupled together during the ESD event for shunting an ESD current from the signal pad to the voltage supply source. The first and second contact structures are electrically isolated from one another in the absence of the ESD event. At least one of the first and second contact structures includes a passivation layer for reducing contact adhesion between the first and second contact structures.
摘要翻译：用于保护耦合到信号垫的主机电路与在信号焊盘处发生的ESD事件的ESD保护电路包括至少一个电连接到信号焊盘的MEMS开关。 MEMS开关包括适于连接到信号焊盘的第一接触结构和适于连接到电压源的第二接触结构。在ESD事件期间，第一和第二接触结构耦合在一起，用于将ESD电流从信号焊盘分流到电压源。在没有ESD事件的情况下，第一和第二接触结构彼此电隔离。第一和第二接触结构中的至少一个包括用于减小第一和第二接触结构之间的接触粘附的钝化层。

4. 发明申请

US20090104735A1 SEMICONDUCTOR PACKAGE HAVING INCREASED RESISTANCE TO ELECTROSTATIC DISCHARGE 有权
标题翻译：具有抗静电放电电阻的半导体封装
公开(公告)号：US20090104735A1
公开(公告)日：2009-04-23
申请号：US12337519
申请日：2008-12-17
申请人： Choshu Ito , William M. Loh , Rajagopalan Parthasarathy
发明人： Choshu Ito , William M. Loh , Rajagopalan Parthasarathy
IPC分类号： H01L21/50
CPC分类号： H01L23/60 , H01L23/552 , H01L24/48 , H01L24/73 , H01L2224/16225 , H01L2224/32225 , H01L2224/48091 , H01L2224/48227 , H01L2224/73204 , H01L2224/73215 , H01L2224/73253 , H01L2224/73265 , H01L2924/00014 , H01L2924/01087 , H01L2924/14 , H01L2924/15311 , H01L2924/16152 , H01L2924/16195 , H01L2924/16251 , H01L2924/3011 , H01L2924/3025 , H01L2924/00012 , H01L2924/00 , H01L2224/45099 , H01L2224/45015 , H01L2924/207
摘要： Embodiments of the invention include a semiconductor integrated circuit package that includes a substrate having an integrated circuit die attached thereto. The package includes a ESD shield attached to the substrate. The ESD shield configured to increase the ESD hardness of the package. The ESD shield can further serve to stiffen the package to prevent warping and operate as a heat spreader.
摘要翻译：本发明的实施例包括半导体集成电路封装，其包括具有附接到其上的集成电路管芯的衬底。该封装包括附接到基板的ESD屏蔽。 ESD屏蔽被配置为增加封装的ESD硬度。 ESD屏蔽件可进一步用于加强封装以防止翘曲并作为散热器进行操作。

5. 发明授权

US08929497B2 Dynamic deskew for bang-bang timing recovery in a communication system 有权
标题翻译：在通信系统中进行颠簸定时恢复的动态偏移校正
公开(公告)号：US08929497B2
公开(公告)日：2015-01-06
申请号：US13422329
申请日：2012-03-16
申请人： Erik V. Chmelar , Choshu Ito
发明人： Erik V. Chmelar , Choshu Ito
IPC分类号： H04L7/00 , H04L7/033
CPC分类号： H04L7/033 , H04L25/03057 , H04L2025/03363
摘要： Described embodiments calibrate a sampling phase adjustment of a receiver. An analog-to-digital converter generates samples of a received signal at a sample phase. A phase detector selects a window of n samples. If the window includes a Nyquist pattern, a bang-bang trap is enabled that iteratively, for each transition between a first consecutive bit and a second consecutive bit in the Nyquist pattern, samples the received signal at a zero crossing between the first and second consecutive bits and determines the transition polarity. Based on the transition polarity and the zero crossing sample value, the bang-bang trap determines whether the sample phase is correct. If Nyquist patterns are absent from the window, a margin phase detector determines a target voltage margin value and a voltage of a cursor bit of the window. Based on the target voltage margin and voltage, the margin phase detector determines whether the sample phase is correct.
摘要翻译：描述的实施例校准接收机的采样相位调整。模拟 - 数字转换器在采样阶段产生接收信号的采样。相位检测器选择n个样本的窗口。如果窗口包括奈奎斯特图案，则对于奈奎斯特图案中的第一连续位和第二连续位之间的每个转换，迭代地启用爆炸阱，对接收信号在第一和第二连续的零交叉处进行采样位并确定转换极性。基于过渡极性和零交叉采样值，轰击陷阱确定采样相位是否正确。如果窗口中不存在奈奎斯特图案，则边缘相位检测器确定窗口的目标电压余量值和光标位的电压。基于目标电压余量和电压，边沿相位检测器确定采样相位是否正确。

6. 发明授权

US08798981B2 Circuit simulation using step response analysis in the frequency domain 有权
标题翻译：电路仿真使用频域中的阶跃响应分析
公开(公告)号：US08798981B2
公开(公告)日：2014-08-05
申请号：US12143895
申请日：2008-06-23
申请人： Choshu Ito , William Loh
发明人： Choshu Ito , William Loh
IPC分类号： G06G7/56 , G06F17/50
CPC分类号： G06F17/5036 , G06F17/50 , G06F17/5009 , G06F17/5045
摘要： A method for simulating a response of a circuit to an ESD input stimulus applied to the circuit includes the steps of: receiving a description of the circuit into a circuit simulation program, the circuit including at least one mutual inductance element indicative of magnetic coupling in the circuit; generating a linear approximation of nonlinear elements in the circuit at respective DC bias points of the nonlinear elements; obtaining a frequency domain transfer function of the circuit; obtaining a time domain impulse response of the circuit as a function of the frequency domain transfer function; integrating the time domain impulse response to yield a step response of the circuit, the step response being indicative of a response of the circuit to the ESD input stimulus; and analyzing the step response of the circuit to determine whether the circuit will operate within prescribed parameters corresponding to the circuit.
摘要翻译：用于模拟电路对应用于电路的ESD输入激励的响应的方法包括以下步骤：将电路的描述接收到电路仿真程序中，该电路包括指示在该电路中的磁耦合的至少一个互感元件电路在非线性元件的各个DC偏置点处产生电路中的非线性元件的线性近似; 获得电路的频域传递函数; 获得电路的时域脉冲响应作为频域传递函数的函数; 积分时域脉冲响应以产生电路的阶跃响应，阶跃响应指示电路对ESD输入刺激的响应; 以及分析电路的阶跃响应以确定电路是否将在对应于电路的规定参数内运行。

7. 发明申请

US20130243070A1 TAP ADAPTATION WITH A FULLY UNROLLED DECISION FEEDBACK EQUALIZER 有权
标题翻译： TAP适应与一个完全不必要的决定反馈均衡器
公开(公告)号：US20130243070A1
公开(公告)日：2013-09-19
申请号：US13422403
申请日：2012-03-16
申请人： Choshu Ito , Erik V. Chmelar
发明人： Choshu Ito , Erik V. Chmelar
IPC分类号： H04L27/01
CPC分类号： H04L27/01 , H04L25/03057 , H04L2025/03687 , H04L2025/037
摘要： Described embodiments adapt one or more taps of a decision feedback equalizer of a receiver by setting a reference voltage for each of one or more data recovery comparators to a corresponding predetermined initial value. The data recovery comparators generate a bit value for each sample of a received signal. A tap adaptation module of the receiver selects a window of n received bit samples. The tap adaptation module iteratively, for each of the one or more data recovery comparators, tracks (i) a detected number of bits having a logic 0 value, and (ii) a detected number of bits having a logic 1 value. The tap adaptation module adjusts, based on a ratio of the detected number of bits having a logic 0 value to the detected number of bits having a logic 1 value, the reference voltage for the corresponding data recovery comparator by a predetermined step amount.
摘要翻译：描述的实施例通过将一个或多个数据恢复比较器中的每一个的参考电压设置为相应的预定初始值来适配接收机的判决反馈均衡器的一个或多个抽头。数据恢复比较器为接收信号的每个采样产生一个位值。接收机的抽头适配模块选择n个接收位样本的窗口。对于一个或多个数据恢复比较器中的每一个，迭代地分接自适应模块，跟踪（i）具有逻辑0值的检测到的比特数，以及（ii）具有逻辑1值的检测到的比特数。抽头适配模块基于检测到的具有逻辑0值的位数与检测到的具有逻辑1值的位数的比率，将相应数据恢复比较器的参考电压调整预定步长量。

8. 发明申请

US20100100859A1 DESIGN METHODOLOGY FOR PREVENTING FUNCTIONAL FAILURE CAUSED BY CDM ESD 有权
标题翻译：防止CDM ESD导致功能失效的设计方法
公开(公告)号：US20100100859A1
公开(公告)日：2010-04-22
申请号：US12255002
申请日：2008-10-21
申请人： Choshu Ito , Tze Wee Chen , William Loh
发明人： Choshu Ito , Tze Wee Chen , William Loh
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F17/5036 , G06F2217/72 , G06F2217/82
摘要： A design methodology which prevents functional failure caused by CDM ESD events. A transistor model is used to model the final states of cells, and a simulator is then used to identify invulnerable cells. Cells that are potential failure sites are then identified. The cells which have been identified as being potential victims are replaced by the previously-identified invulnerable cells that have the identical logic function. On the other hand, if a cell with identical function cannot be found, an invulnerable buffer cell (that will not effect logic function) can be inserted in front of the potential victim transistor as protection. By replacing all the potential victim cells with cells which have been determined to be invulnerable, the resulting design will be guaranteed to be CDM ESD tolerant.
摘要翻译：一种防止CDM ESD事件引起功能故障的设计方法。晶体管模型用于对细胞的最终状态建模，然后使用模拟器来识别不可侵入的细胞。然后鉴定潜在的故障部位的细胞。被识别为潜在受害者的细胞由具有相同逻辑功能的先前识别的无形细胞所取代。另一方面，如果不能发现具有相同功能的单元，则可以在潜在的牺牲晶体管的前面插入不可变缓冲单元（不会影响逻辑功能）作为保护。通过用已被确定为无害的细胞代替所有潜在的受害细胞，所得到的设计将被保证是CDM耐受性的。

9. 发明授权

US07498664B2 Semiconductor package having increased resistance to electrostatic discharge 有权
标题翻译：具有增加的对静电放电的抗性的半导体封装
公开(公告)号：US07498664B2
公开(公告)日：2009-03-03
申请号：US11304862
申请日：2005-12-14
申请人： Choshu Ito , William M. Loh , Rajagopalan Parthasarathy
发明人： Choshu Ito , William M. Loh , Rajagopalan Parthasarathy
IPC分类号： H01L23/552
CPC分类号： H01L23/60 , H01L23/552 , H01L24/48 , H01L24/73 , H01L2224/16225 , H01L2224/32225 , H01L2224/48091 , H01L2224/48227 , H01L2224/73204 , H01L2224/73215 , H01L2224/73253 , H01L2224/73265 , H01L2924/00014 , H01L2924/01087 , H01L2924/14 , H01L2924/15311 , H01L2924/16152 , H01L2924/16195 , H01L2924/16251 , H01L2924/3011 , H01L2924/3025 , H01L2924/00012 , H01L2924/00 , H01L2224/45099 , H01L2224/45015 , H01L2924/207
摘要： Embodiments of the invention include a semiconductor integrated circuit package that includes a substrate having an integrated circuit die attached thereto. The package includes a ESD shield attached to the substrate. The ESD shield configured to increase the ESD hardness of the package. The ESD shield can further serve to stiffen the package to prevent warping and operate as a heat spreader.
摘要翻译：本发明的实施例包括半导体集成电路封装，其包括具有附接到其上的集成电路管芯的衬底。该封装包括附接到基板的ESD屏蔽。 ESD屏蔽被配置为增加封装的ESD硬度。 ESD屏蔽件可进一步用于加强封装以防止翘曲并作为散热器进行操作。

10. 发明申请

US20070019345A1 Circuit protection system 有权
标题翻译：电路保护系统
公开(公告)号：US20070019345A1
公开(公告)日：2007-01-25
申请号：US11174135
申请日：2005-06-30
申请人： William Loh , Ken Doniger , Payman Zarkesh-Ha , Jau-Wen Chen , Choshu Ito
发明人： William Loh , Ken Doniger , Payman Zarkesh-Ha , Jau-Wen Chen , Choshu Ito
IPC分类号： H02H9/00
CPC分类号： H01L27/0266
摘要： A system and method for protecting a circuit. The system includes a protection circuit that includes an inverter and a capacitor coupled to the inverter. The inverter and the capacitor are implemented using logic circuits of a circuit core, and the inverter shunts electrostatic discharge ESD current through the capacitor. According to the system and method disclosed herein, because the protection circuit shunt circuit shunts ESD current using logic circuits of the circuit core, ESD protection is achieved while not requiring large FETs. Also, the protection circuit protects circuits against ESD events that conventional FET cannot protect.
摘要翻译：一种用于保护电路的系统和方法。该系统包括保护电路，该保护电路包括逆变器和耦合到逆变器的电容器。逆变器和电容器使用电路核心的逻辑电路实现，并且逆变器分流通过电容器的静电放电ESD电流。根据本文公开的系统和方法，由于保护电路并联电路使用电路核心的逻辑电路来分流ESD电流，所以在不需要大的FET的情况下实现ESD保护。此外，保护电路保护电路免受常规FET无法保护的ESD事件。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式