会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method for testing the communication performance of a plurality of wireless signal access devices
    • 用于测试多个无线信号接入设备的通信性能的方法
    • US08761025B2
    • 2014-06-24
    • US13428139
    • 2012-03-23
    • Chien-Lung LeeYi-Ming WangChih-Hsien Shen
    • Chien-Lung LeeYi-Ming WangChih-Hsien Shen
    • H04J1/16H04W24/06
    • H04W24/06H04W84/12
    • A method used for testing the communication performance of a plurality of wireless signal access devices, and the steps of the testing method of each wireless signal access device include: (a). booting up the wireless signal access device; (b). activating said the wireless signal access device to transmit or receive testing packets to test the communication performance of the wireless signal access device. The feature of the present invention lies in completing a step a of the next wireless signal access device before completing a step b of a first wireless signal access device, and starting the step b of the next wireless signal access device in an appropriate timing after completing the step b of the first wireless signal access device, thereby reaching the goal of reducing the test time.
    • 一种用于测试多个无线信号接入设备的通信性能的方法,以及每个无线信号接入设备的测试方法的步骤包括:(a)。 启动无线信号接入设备; (b)。 激活所述无线信号接入设备以发送或接收测试分组以测试无线信号接入设备的通信性能。 本发明的特征在于在完成第一无线信号接入设备的步骤b之前完成下一个无线信号接入设备的步骤a,并且在完成后的适当的时间开始下一个无线信号接入设备的步骤b 第一无线信号接入装置的步骤b,从而达到减少测试时间的目的。
    • 9. 发明授权
    • Oscillating signal generator utilized in phase-locked loop and method for controlling the oscillating signal generator
    • 用于锁相环的振荡信号发生器和控制振荡信号发生器的方法
    • US08674772B2
    • 2014-03-18
    • US13430664
    • 2012-03-26
    • Chih-Hsien Shen
    • Chih-Hsien Shen
    • H03L7/00
    • H03L1/02H03L7/099H03L2207/06
    • An oscillating signal generator utilized in a phase-locked loop (PLL) includes: an oscillating circuit arranged to generate an oscillating signal according to at least a first control signal; and a control circuit, arranged to adjust the first control signal according to a temperature; and the first control signal is tuned between a first boundary and a second boundary, and when the temperature is closer to a first temperature boundary than a second temperature boundary, and the control circuit is arranged to make the first control signal to be closer to the first boundary than the second boundary such that the oscillating circuit outputs the oscillating signal of a predetermined frequency in a locked mode of the PLL.
    • 在锁相环(PLL)中使用的振荡信号发生器包括:振荡电路,被布置成根据至少第一控制信号产生振荡信号; 以及控制电路,被配置为根据温度调节第一控制信号; 并且第一控制信号在第一边界和第二边界之间被调谐,并且当温度比第二温度边界更接近于第一温度边界时,并且控制电路被布置成使第一控制信号更接近 第一边界,使得振荡电路在PLL的锁定模式下输出预定频率的振荡信号。
    • 10. 发明申请
    • APPARATUS AND METHOD FOR DUTY CYCLE CALIBRATION
    • 用于周期校准的装置和方法
    • US20130141149A1
    • 2013-06-06
    • US13612729
    • 2012-09-12
    • Yu-Li HSUEHChih-Hsien SHENJing-Hong Conan ZHAN
    • Yu-Li HSUEHChih-Hsien SHENJing-Hong Conan ZHAN
    • H03K3/017
    • H03K3/017H03K5/1565
    • An apparatus for duty cycle calibration includes an input calibration circuit, a delay chain, a first comparator, and a second comparator. The input calibration circuit calibrates an input clock signal according to a first control signal so as to generate an input calibration clock signal. The delay chain includes a plurality of delay units coupled in series, and delays the input calibration clock signal so as to generate a first delay clock signal and a second delay clock signal. At least two of the delay units each have an adjustable delay time which is controlled according to a second control signal. The first comparator compares the input calibration clock signal with the first delay clock signal so as to generate the first control signal. The second comparator compares the input calibration clock signal with the second delay clock signal so as to generate the second control signal.
    • 用于占空比校准的装置包括输入校准电路,延迟链,第一比较器和第二比较器。 输入校准电路根据第一控制信号校准输入时钟信号,以产生输入校准时钟信号。 延迟链包括串联耦合的多个延迟单元,并延迟输入校准时钟信号,以产生第一延迟时钟信号和第二延迟时钟信号。 延迟单元中的至少两个具有根据第二控制信号来控制的可调延迟时间。 第一比较器将输入校准时钟信号与第一延迟时钟信号进行比较,以产生第一控制信号。 第二比较器将输入校准时钟信号与第二延迟时钟信号进行比较,以产生第二控制信号。