会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Method to efficiently reduce the number of connections in a circuit
    • 有效减少电路中连接数量的方法
    • US5257201A
    • 1993-10-26
    • US394247
    • 1989-08-14
    • Charles L. BermanLouise H. Trevillyan
    • Charles L. BermanLouise H. Trevillyan
    • G06F17/50G06F15/60
    • G06F17/505
    • A provided logic circuitry implementation in a given technology includes n signals and m nodes. A final logic circuitry implementation is produced therefrom which is the functional equivalent of, and contains fewer connections than, the provided logic circuitry implementation. A given one of the n signals is first processed, and global information is computed for this signal. A graphical representation of connections between the m nodes is derived from the computed global information. A list of nodes that form a cut-set is produced from the graphical representation, and an optimized logic circuitry implementation is provided as a function thereof. Each of the remaining ones of the n signals are processed sequentially, as above, to form successive optimized logic circuitry implementations, with the processing of the nth signal resulting in the final logic circuitry implementation.
    • 在给定技术中提供的逻辑电路实现包括n个信号和m个节点。 由此产生最终逻辑电路实现,其与所提供的逻辑电路实现的功能等同于并且包含更少的连接。 首先对n个信号中的一个信号进行处理,并计算该信号的全局信息。 从所计算的全局信息中导出m个节点之间的连接的图形表示。 从图形表示产生形成剪切集的节点的列表,并且作为其功能提供优化的逻辑电路实现。 如上所述,依次对n个信号中的剩余信号中的每一个进行处理,以形成连续优化的逻辑电路实现,第n个信号的处理产生最终的逻辑电路实现。