会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 83. 发明申请
    • Slurry for CMP, polishing method and method of manufacturing semiconductor device
    • 用于CMP的浆料,抛光方法和制造半导体器件的方法
    • US20060197055A1
    • 2006-09-07
    • US11407945
    • 2006-04-21
    • Gaku MinamihabaYukiteru MatsuiHiroyuki Yano
    • Gaku MinamihabaYukiteru MatsuiHiroyuki Yano
    • C09K13/00
    • H01L21/3212C09G1/02
    • Disclosed is a CMP slurry comprising a first colloidal particle having a primary particle diameter ranging from 5 nm to 30 nm and an average particle diameter of d1, the first colloidal particle being incorporated in an amount of w1 by weight and a second colloidal particle having a primary particle diameter larger than that of the first colloidal particle and an average particle diameter of d2, the second colloidal particle being formed of the same material as that of the first colloidal particle and incorporated in an amount of w2 by weight, wherein d1, d2, w1 and w2 are selected to concurrently meet following conditions (A) and (B) excluding situations where d1, d2, w1 and w2 concurrently meet following conditions (C) and (D): 3≦d2/d1≦8   (A) 0.7≦5 w1/(w1+w2)≦0.97   (B) 3≦d2/d1≦5   (C) 0.7≦w1/(w1+w2)≦0.9   (D)
    • 公开了一种CMP浆料,其包含一次粒径为5nm〜30nm,平均粒径为d 1的第一胶体粒子,第一胶体粒子的重量为w 1,第二胶体粒子 其第一粒径大于第一胶体粒子的一次粒径,平均粒径为d 2,第二胶体粒子由与第一胶体粒子相同的材料形成,w 2的重量比, 其中d 1,d 2,w 1和w 2同时满足以下条件(A)和(B),不包括d 1,d 2,w 1和w 2同时满足以下条件(C)和(D ):<?in-line-formula description =“In-line Formulas”end =“lead”?> 3 <= d 2 / d 1 <= 8(A)<?in-line-formula description = 线公式“end =”tail“?> <?in-line-formula description =”In-line Formulas“end =”lead“?> 0.7 <= 5 w 1 /(w 1 + w 2)<= 0.97 B)<?in-li ne-formula description =“In-line Formulas”end =“tail”?> <?in-line-formula description =“In-line Formulas”end =“lead”?> 3 <= d 2 / d 1 <= 5(C)<?in-line-formula description =“In-line Formulas”end =“tail”?> <?in-line-formula description =“In-line Formulas”end =“lead”?> = w 1 /(w 1 + w 2)<= 0.9(D)<?in-line-formula description =“In-line Formulas”end =“tail”?>
    • 84. 发明申请
    • Method of manufacturing semiconductor device
    • 制造半导体器件的方法
    • US20060175296A1
    • 2006-08-10
    • US11296483
    • 2005-12-08
    • Dai FukushimaGaku MinamihabaHiroyuki Yano
    • Dai FukushimaGaku MinamihabaHiroyuki Yano
    • C03C15/00B44C1/22H01L21/302C23F1/00
    • B24B37/042H01L21/3212H01L21/7684
    • A method for manufacturing a semiconductor device is provided, which includes depositing a conductive film above an insulating film formed above a semiconductor substrate and having a recess, thereby forming a treating film, polishing the treating film while feeding a first chemical solution containing abrasive particles and a second chemical solution containing an oxidizing agent over a polishing pad, the treating film being contacted with the polishing pad at a first load, and subsequent to the polishing, subjecting a surface of the treating film to a chemical-polishing by continuing the feeding of the first chemical solution over the polishing pad while suspending the feeding of the second chemical solution, the treating film being contacted with the polishing pad at a second load which is smaller than the first load.
    • 提供了一种制造半导体器件的方法,其包括在半导体衬底上形成的绝缘膜上方形成导电膜并具有凹陷,从而形成处理膜,同时在加入含有磨料颗粒的第一化学溶液的同时抛光处理膜, 在抛光垫上含有氧化剂的第二化学溶液,所述处理膜在第一次负载下与抛光垫接触,并且在抛光之后,通过继续进行抛光来对处理膜的表面进行化学抛光 在悬浮第二化学溶液的进料的同时在抛光垫上方的第一化学溶液,处理膜以小于第一载荷的第二载荷与抛光垫接触。
    • 85. 发明申请
    • Method of manufacturing semiconductor device
    • 制造半导体器件的方法
    • US20060012047A1
    • 2006-01-19
    • US11142235
    • 2005-06-02
    • Nobuyuki KurashimaGaku MinamihabaHiroyuki Yano
    • Nobuyuki KurashimaGaku MinamihabaHiroyuki Yano
    • H01L23/52
    • H01L21/02074H01L21/76826H01L21/76835H01L21/7684
    • Disclosed is a method for manufacturing a semiconductor device comprising forming a hydrophobic interlayer insulating film having a relative dielectric constant of 3.5 or less above a semiconductor substrate, forming a recess in the interlayer insulating film, depositing a conductive material above the interlayer insulating film having the recess to form a conductive layer, selectively removing the conductive material deposited above the interlayer insulating film by polishing to expose a surface of the interlayer insulating film while leaving the conductive material in the recess, and subjecting the surface of the interlayer insulating film having the recess filled with the conductive material to pressure washing using a resin member and an alkaline washing liquid containing an inorganic alkali and exhibiting a pH of more than 9.
    • 公开了一种半导体器件的制造方法,包括在半导体衬底上形成相对介电常数为3.5以下的疏水层间绝缘膜,在层间绝缘膜中形成凹部,在具有 凹陷以形成导电层,通过抛光选择性地去除沉积在层间绝缘膜上方的导电材料,以在层间绝缘膜的表面露出,同时将导电材料留在凹槽中,并对具有凹陷的层间绝缘膜的表面进行 填充导电材料以使用树脂构件和含有无机碱的碱性洗涤液进行压力洗涤并显示pH大于9。
    • 90. 发明授权
    • Method of manufacturing semiconductor device
    • 制造半导体器件的方法
    • US06429134B1
    • 2002-08-06
    • US09606149
    • 2000-06-29
    • Takeo KubotaHiroyuki YanoKenro Nakamura
    • Takeo KubotaHiroyuki YanoKenro Nakamura
    • H01L21302
    • H01L21/31053H01L21/3212H01L21/76224H01L21/7684
    • A method of manufacturing a semiconductor device, which comprises the steps of providing a substrate having a groove on the surface thereof, forming a burying film on the substrate to thereby fill the groove with the burying film, performing a first polishing step to polish the burying film by means of a CMP method, the polishing being suspended before the substrate is exposed, and performing a second polishing step to polish the burying film by means of a CMP method until part of the burying film which is disposed outside the groove is removed. The time to finish polishing of the second polishing step is determined based on a film thickness of the burying film which is left remained after finishing the first polishing step. The first polishing step may be performed under a condition which differs from that of the second polishing step.
    • 一种制造半导体器件的方法,包括以下步骤:在其表面上提供具有沟槽的衬底,在衬底上形成掩埋膜,从而用掩埋膜填充沟槽,执行第一抛光步骤以抛光掩埋 通过CMP方法将所述抛光悬浮在所述基板被暴露之前,并且进行第二抛光步骤,以通过CMP方法对所述掩埋膜进行抛光,直到除去设置在所述凹槽外部的掩埋膜的一部分。 基于在完成第一研磨步骤后残留的掩埋膜的膜厚度来确定第二抛光步骤的抛光的时间。 可以在与第二研磨工序不同的条件下进行第一研磨工序。