专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

81. 发明授权

US08313712B2 Microfluidic valve with pressure gain 失效
标题翻译：带有压力增益的微流控阀
公开(公告)号：US08313712B2
公开(公告)日：2012-11-20
申请号：US12660797
申请日：2010-03-03
申请人： Jessica E. Melin , Donald C. Stark , James A. Weaver
发明人： Jessica E. Melin , Donald C. Stark , James A. Weaver
IPC分类号： B01L99/00
CPC分类号： F16K99/0059 , B01L3/502707 , B01L3/502738 , B01L2300/0816 , B01L2300/0887 , B01L2300/14 , B01L2400/0638 , F16K99/0001 , F16K2099/008 , Y10T137/7761
摘要： The current invention provide a microfluidic valve having a housing that includes a microfluid control port disposed adjacent to a microfluid exhaust port, where a movable rigid material having a first diameter is disposed in the housing between the microfluid control port and the microfluid exhaust port. The housing further includes a microfluid pressure port having a first microfluid pressure. The microfluid pressure port is connected to the microfluid exhaust port by a microfluid valve orifice having a second diameter, where the first diameter is larger than the second diameter, and when a second microfluid pressure is applied to the control port the moveable rigid material closes the microfluid valve orifice, where the first microfluid pressure is greater than the second microfluid pressure.
摘要翻译：本发明提供了一种微流体阀，其具有壳体，该壳体包括邻近微流体排出口设置的微流体控制端口，其中具有第一直径的可移动刚性材料设置在微流体控制端口和微流体排出口之间的壳体中。壳体还包括具有第一微流体压力的微流体压力端口。微流体压力端口通过具有第二直径的微流体阀孔连接到微流体排出口，第一直径大于第二直径，当向控制端口施加第二微流体压力时，可动刚性材料将微流体阀孔，其中第一微流体压力大于第二微流体压力。

82. 发明授权

US08170067B2 Memory system with calibrated data communication 有权
标题翻译：具有校准数据通信的存储系统
公开(公告)号：US08170067B2
公开(公告)日：2012-05-01
申请号：US12430836
申请日：2009-04-27
申请人： Jared LeVan Zerbe , Kevin S. Donnelly , Stefanos Sidiropoulos , Donald C. Stark , Mark A. Horowitz , Leung Yu , Roxanne Vu , Jun Kim , Bruno W. Garlepp , Tsyr-Chyang Ho , Benedict Chung-Kwong Lau
发明人： Jared LeVan Zerbe , Kevin S. Donnelly , Stefanos Sidiropoulos , Donald C. Stark , Mark A. Horowitz , Leung Yu , Roxanne Vu , Jun Kim , Bruno W. Garlepp , Tsyr-Chyang Ho , Benedict Chung-Kwong Lau
IPC分类号： H04J3/06
CPC分类号： G06F13/364 , G06F1/10 , G06F3/061 , G06F3/0659 , G06F3/0679 , G06F12/0246 , G06F13/1689 , G06F13/1694 , G06F13/404 , G06F13/4243 , G06F13/4282 , G06F2212/7201 , G06F2212/7207 , G11C7/1045 , H04L7/0008 , H04L7/033
摘要： A system includes a first integrated circuit device and a second integrated circuit device. The first device transmits a data sequence to the second integrated circuit device, and the second device samples the data sequence to produce receiver data. The second device then transmits the receiver data back to the first device. Within the first integrated circuit device, a comparison between the data sequence and the receiver data is performed, and based on the comparison, the first device generates information representative of a calibrated timing offset. The first device uses the information representative of the calibrated timing offset to adjust timing associated with transferring write data from the first integrated circuit to the second integrated circuit.
摘要翻译：一种系统包括第一集成电路装置和第二集成电路装置。第一设备将数据序列发送到第二集成电路设备，并且第二设备对数据序列进行采样以产生接收机数据。然后，第二设备将接收机数据发送回第一设备。在第一集成电路装置内，执行数据序列与接收机数据之间的比较，并且基于比较，第一装置产生表示经校准的定时偏移的信息。第一设备使用代表校准的定时偏移的信息来调整与从第一集成电路向第二集成电路传送写入数据相关联的定时。

83. 发明申请

US20100233037A1 Microfluidic valve with pressure gain 失效
标题翻译：带有压力增益的微流控阀
公开(公告)号：US20100233037A1
公开(公告)日：2010-09-16
申请号：US12660797
申请日：2010-03-03
申请人： Jessica E. Melin , Donald C. Stark , James A. Weaver
发明人： Jessica E. Melin , Donald C. Stark , James A. Weaver
IPC分类号： B01L99/00
CPC分类号： F16K99/0059 , B01L3/502707 , B01L3/502738 , B01L2300/0816 , B01L2300/0887 , B01L2300/14 , B01L2400/0638 , F16K99/0001 , F16K2099/008 , Y10T137/7761
摘要： The current invention provide a microfluidic valve having a housing that includes a microfluid control port disposed adjacent to a microfluid exhaust port, where a movable rigid material having a first diameter is disposed in the housing between the microfluid control port and the microfluid exhaust port. The housing further includes a microfluid pressure port having a first microfluid pressure. The microfluid pressure port is connected to the microfluid exhaust port by a microfluid valve orifice having a second diameter, where the first diameter is larger than the second diameter, and when a second microfluid pressure is applied to the control port the moveable rigid material closes the microfluid valve orifice, where the first microfluid pressure is greater than the second microfluid pressure.
摘要翻译：本发明提供了一种微流体阀，其具有壳体，该壳体包括邻近微流体排出口设置的微流体控制端口，其中具有第一直径的可移动刚性材料设置在微流体控制端口和微流体排出口之间的壳体中。壳体还包括具有第一微流体压力的微流体压力端口。微流体压力端口通过具有第二直径的微流体阀孔连接到微流体排出口，第一直径大于第二直径，当向控制端口施加第二微流体压力时，可动刚性材料将微流体阀孔，其中第一微流体压力大于第二微流体压力。

84. 发明授权

US07308065B2 Delay locked loop circuitry for clock delay adjustment 失效
标题翻译：延迟锁定环电路，用于时钟延迟调整
公开(公告)号：US07308065B2
公开(公告)日：2007-12-11
申请号：US11406557
申请日：2006-04-18
申请人： Kevin S. Donnelly , Pak Shing Chau , Mark A. Horowitz , Thomas H. Lee , Mark G. Johnson , Benedict C. Lau , Leung Yu , Bruno W. Garlepp , Yiu-Fai Chan , Jun Kim , Chanh Vi Tran , Donald C. Stark , Nhat M. Nguyen
发明人： Kevin S. Donnelly , Pak Shing Chau , Mark A. Horowitz , Thomas H. Lee , Mark G. Johnson , Benedict C. Lau , Leung Yu , Bruno W. Garlepp , Yiu-Fai Chan , Jun Kim , Chanh Vi Tran , Donald C. Stark , Nhat M. Nguyen
IPC分类号： H03D3/24 , H03L7/06
CPC分类号： H03K5/133 , G06F1/10 , G11C7/22 , G11C7/222 , H03K5/2481 , H03K2005/00026 , H03K2005/00032 , H03K2005/00052 , H03K2005/00208 , H03L7/07 , H03L7/0805 , H03L7/0812 , H03L7/0814 , H04L7/0008 , H04L7/0025 , H04L7/0037
摘要： A receiver adapted to be coupled to a data bus and configured to receive data in accordance with a receive clock includes first and second delay-locked loops. The first delay-locked loop is configured to generate a plurality of phase vectors from a first reference clock, and the second delay-locked loop is coupled to the first delay-locked loop and configured to generate the receive clock from at least one phase vector selected from the plurality of phase vectors and a second reference clock.
摘要翻译：适于耦合到数据总线并被配置为根据接收时钟接收数据的接收机包括第一和第二延迟锁定环路。第一延迟锁定环路被配置为从第一参考时钟产生多个相位矢量，并且第二延迟锁定环路耦合到第一延迟锁定环路并且被配置为从至少一个相位矢量生成接收时钟从所述多个相位矢量中选择并具有第二参考时钟。

85. 发明授权

US07042914B2 Calibrated data communication system and method 失效
公开(公告)号：US07042914B2
公开(公告)日：2006-05-09
申请号：US10684618
申请日：2003-10-13
申请人： Jared LeVan Zerbe , Kevin S. Donnelly , Stefanos Sidiropoulos , Donald C. Stark , Mark A. Horowitz , Leung Yu , Roxanne Vu , Jun Kim , Bruno W. Garlepp , Tsyr-Chyang Ho , Benedict Chung-Kwong Lau
发明人： Jared LeVan Zerbe , Kevin S. Donnelly , Stefanos Sidiropoulos , Donald C. Stark , Mark A. Horowitz , Leung Yu , Roxanne Vu , Jun Kim , Bruno W. Garlepp , Tsyr-Chyang Ho , Benedict Chung-Kwong Lau
IPC分类号： H04J3/06
CPC分类号： G06F13/364 , G06F1/10 , G06F3/061 , G06F3/0659 , G06F3/0679 , G06F12/0246 , G06F13/1689 , G06F13/1694 , G06F13/404 , G06F13/4243 , G06F13/4282 , G06F2212/7201 , G06F2212/7207 , G11C7/1045 , H04L7/0008 , H04L7/033
摘要： A system includes a first integrated circuit device and a second integrated circuit device. The first device transmits a data sequence to the second integrated circuit device, and the second device samples the data sequence to produce receiver data. The second device then transmits the receiver data back to the first device. Within the first integrated circuit device, a comparison between the data sequence and the receiver data is performed, and based on the comparison, the first device generates information representative of a calibrated timing offset. The first device uses the information representative of the calibrated timing offset to adjust timing associated with transferring write data from the first integrated circuit to the second integrated circuit.

86. 发明授权

US06975956B2 Multiple sweep point testing of circuit devices 失效
公开(公告)号：US06975956B2
公开(公告)日：2005-12-13
申请号：US10247188
申请日：2002-09-19
申请人： Timothy C. Chang , Donald C. Stark
发明人： Timothy C. Chang , Donald C. Stark
IPC分类号： G01R31/319 , G01R31/3193 , G06F19/00
CPC分类号： G01R31/31919 , G01R31/31935
摘要： An efficient method and apparatus for characterizing circuit devices is disclosed. In one embodiment, multiple test patterns for testing a circuit device are stored in a tester. Each test pattern includes both test data and control data that defines at least in part a sweep point at which the circuit device is tested. Thus, the tester can generate stimulus vectors for multiple sweep points without requiring control system intervention. Pass/fail indicators, each of which represents pass/fail results associated with a sweep point, are derived from the test results and stored in a Fail Capture Memory. A pass/fail boundary of the DUT can be determined from the contents of the Fail Capture Memory.

87. 发明授权

US06801099B2 Methods for bi-directional signaling 失效
标题翻译：双向信令的方法
公开(公告)号：US06801099B2
公开(公告)日：2004-10-05
申请号：US10621146
申请日：2003-07-16
申请人： Donald C. Stark
发明人： Donald C. Stark
IPC分类号： G01R3126
CPC分类号： G01R31/2607
摘要： Improved methods and apparatuses are provided for conducting bi-directional signaling and testing. The outputs of at least two driver circuits are connected to a resistive network. The output signals from the driver circuits are combined through the resistive network to produce a resultant signal that is an attenuated version of at least one of the output signals. The resistive network and the driver circuits are configured such that the resultant signal is provided to an output node of the resistive network but not to an input node of the resistive network. An input/output node of an external circuit is connected to the input node of the resistive network, wherein the external circuit is configured to receive the resultant signal and output an external signal. An input node of a receiver circuit is connected to the output node of the resistive network. The resultant signal is then simultaneously provided to the external circuit and the external signal to the receiver circuit, bi-directionally through the resistive network.
摘要翻译：提供改进的方法和装置用于进行双向信令和测试。至少两个驱动电路的输出连接到电阻网络。来自驱动器电路的输出信号通过电阻网络组合以产生作为至少一个输出信号的衰减版本的合成信号。电阻网络和驱动器电路被配置为使得所得到的信号被提供给电阻网络的输出节点而不是电阻网络的输入节点。外部电路的输入/输出节点连接到电阻网络的输入节点，其中外部电路被配置为接收所得到的信号并输出外部信号。接收机电路的输入节点连接到电阻网络的输出节点。结果信号然后同时被提供给外部电路和外部信号到接收器电路，双向地通过电阻网络。

88. 发明授权

US06643787B1 Bus system optimization 有权
标题翻译：总线系统优化
公开(公告)号：US06643787B1
公开(公告)日：2003-11-04
申请号：US09421073
申请日：1999-10-19
申请人： Jared LeVan Zerbe , Kevin S. Donnelly , Stefanos Sidiropoulos , Donald C. Stark , Mark A. Horowitz , Leung Yu , Roxanne Vu , Jun Kim , Bruno W. Garlepp , Tsyr-Chyang Ho , Benedict Chung-Kwong Lau
发明人： Jared LeVan Zerbe , Kevin S. Donnelly , Stefanos Sidiropoulos , Donald C. Stark , Mark A. Horowitz , Leung Yu , Roxanne Vu , Jun Kim , Bruno W. Garlepp , Tsyr-Chyang Ho , Benedict Chung-Kwong Lau
IPC分类号： G06F1340
CPC分类号： G06F13/364 , G06F1/10 , G06F3/061 , G06F3/0659 , G06F3/0679 , G06F12/0246 , G06F13/1689 , G06F13/1694 , G06F13/404 , G06F13/4243 , G06F13/4282 , G06F2212/7201 , G06F2212/7207 , G11C7/1045 , H04L7/0008 , H04L7/033
摘要： A bus system comprising a master connected to one or more slave devices via a bus is disclosed. The bus system is able to effectively communicate control information during a calibration phase and to individually determine appropriate timing and/or voltage offsets for each slave device. The offsets are used to optimize transfer timing (including duty cycle characteristics), signal equalization, and voltage levels for data exchanged between the master and the slave devices.
摘要翻译：公开了一种总线系统，包括经由总线连接到一个或多个从设备的主设备。总线系统能够在校准阶段期间有效地传达控制信息，并且单独地确定每个从设备的适当的定时和/或电压偏移。偏移量用于优化主设备和从设备之间交换的数据的传输定时（包括占空比特性），信号均衡和电压电平。

89. 发明授权

US06617871B2 Methods and apparatus for bi-directional signaling 失效
公开(公告)号：US06617871B2
公开(公告)日：2003-09-09
申请号：US09902278
申请日：2001-07-09
申请人： Donald C. Stark
发明人： Donald C. Stark
IPC分类号： G01R3126
CPC分类号： G01R31/2607
摘要： Improved methods and apparatuses are provided for conducting bi-directional signaling and testing. The outputs of at least two driver circuits are connected to a resistive network. The output signals from the driver circuits are combined through the resistive network to produce a resultant signal that is an attenuated version of at least one of the output signals. The resistive network and the driver circuits are configured such that the resultant signal is provided to an output node of the resistive network but not to an input node of the resistive network. An input/output node of an external circuit is connected to the input node of the resistive network, wherein the external circuit is configured to receive the resultant signal and output an external signal. An input node of a receiver circuit is connected to the output node of the resistive network. The resultant signal is then simultaneously provided to the external circuit and the external signal to the receiver circuit, bi-directionally through the resistive network.

90. 发明授权

US06342800B1 Charge compensation control circuit and method for use with output driver 失效
标题翻译：充电补偿控制电路及其与输出驱动器的配合使用
公开(公告)号：US06342800B1
公开(公告)日：2002-01-29
申请号：US09698997
申请日：2000-10-26
申请人： Donald C. Stark , Jun Kim , Kurt T. Knorpp , Michael Tak-Kei Ching , Natsuki Kushiyama
发明人： Donald C. Stark , Jun Kim , Kurt T. Knorpp , Michael Tak-Kei Ching , Natsuki Kushiyama
IPC分类号： H03K512
CPC分类号： H03K17/164 , G11C7/1051 , H03K19/00384
摘要： An output driver has an output multiplexor and an output current driver. The output multiplexor receives a data signal and outputs a q-node signal. The output current driver receives the q-node signal and drives a bus based on the q-node signal. The output multiplexor processes the data signal in various ways to generate the q-node signal. The output current driver is responsive to current control bits to select a amount of output drive current. In addition, the output multiplexor is controlled such that the output impedance of the output current driver is maintained within a predetermined range.
摘要翻译：输出驱动器具有输出多路复用器和输出电流驱动器。输出多路复用器接收数据信号并输出q-节点信号。输出电流驱动器接收q-节点信号并根据q-节点信号驱动总线。输出多路复用器以各种方式处理数据信号以产生q-结点信号。输出电流驱动器响应于当前控制位以选择输出驱动电流的量。此外，控制输出多路复用器，使得输出电流驱动器的输出阻抗保持在预定范围内。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式