会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 74. 发明申请
    • FLOOR THROUGH-PASSAGE MOLDING APPARATUS AND CONSTRICTING MODULE THEREOF
    • 通过通过模具的地板及其应力模块
    • US20120085886A1
    • 2012-04-12
    • US13218452
    • 2011-08-26
    • YANBO XIETing XiaWei Zhang
    • YANBO XIETing XiaWei Zhang
    • B22D19/00
    • E04G15/061
    • The present invention provides a floor through-passage molding apparatus adapted for a floor construction having steel bars, includes: a forming sleeve and a constricting module. Said forming sleeve has a sleeve wall forming an outer circumference surface. Said constricting module has an elongated curved body disposed on said sleeve wall, and a first connection terminal and a second connection terminal are respectively located on two opposite ends of said elongated curved body. By connection of said first connection terminal with the second connection, said elongated curved body can radially support outer the circumference surface of the sleeve wall to reinforce the entire structure of the forming sleeve and thereby prevent the floor through-passage molding apparatus from deforming or slanting, and simultaneously reinforce a firm connectivity between the floor through-passage molding apparatus and the concrete floor.
    • 本发明提供了一种适用于具有钢筋的地板结构的地板通道模制装置,包括:成形套筒和收缩模块。 所述成形套筒具有形成外圆周表面的套筒壁。 所述收缩模块具有设置在所述套筒壁上的细长弯曲体,并且第一连接端子和第二连接端子分别位于所述细长弯曲体的两个相对端上。 通过所述第一连接端子与第二连接件的连接,所述细长弯曲体可径向地支撑套管壁的外周表面,以加强成形套筒的整个结构,从而防止地板通道模制装置变形或倾斜 同时加强地板通道成型装置与混凝土地板之间的牢固连接。
    • 75. 发明授权
    • Cable connector assembly with improved printed circuit board
    • 带改进印刷电路板的电缆连接器组件
    • US08124496B2
    • 2012-02-28
    • US12953384
    • 2010-11-23
    • Ping-Sheng SuDou-Feng WuWei ZhangDa-Wei Xing
    • Ping-Sheng SuDou-Feng WuWei ZhangDa-Wei Xing
    • H01R13/58
    • H01R13/7175H01R13/6658H01R13/7172H01R24/20
    • A cable connector assembly (100) comprises a mating member (3) assembled with a plurality of contacts (33, 34), a printed circuit board (2), a cable (7) having a plurality of wires (71) and a strain relief portion (72), and a light pipe located (4) between the printed circuit board and the strain relief portion. The printed circuit board is attached with a LED (24), and the LED is electrically connected with the contacts. The printed circuit board defines a front surface, a rear surface and a cutout (23) extending through the front surface and the rear surface along a mating direction, and the LED is disposed behind the rear surface of the printed circuit board, the wires are extending through the cutout of the printed circuit board and soldered to the contacts in front of the printed circuit board.
    • 电缆连接器组件(100)包括组装有多个触头(33,34)的配合构件(3),印刷电路板(2),具有多根电线(71)的电缆(7) 释放部分(72)和位于印刷电路板和应变消除部分之间的光管(4)。 印刷电路板附有LED(24),LED与触点电连接。 印刷电路板沿着配合方向限定前表面,后表面和延伸穿过前表面和后表面的切口(23),并且LED布置在印刷电路板的后表面之后,导线是 延伸穿过印刷电路板的切口并焊接到印刷电路板前面的触点。
    • 76. 发明授权
    • Hybrid nanotube/CMOS dynamically reconfigurable architecture and an integrated design optimization method and system therefor
    • 混合纳米管/ CMOS动态可重构架构及其集成设计优化方法及系统
    • US08117436B2
    • 2012-02-14
    • US12297638
    • 2007-04-19
    • Wei ZhangNiraj K. JhaLi Shang
    • Wei ZhangNiraj K. JhaLi Shang
    • G06F1/24
    • G11C11/40615H01L51/0052H03K19/17752H03K19/17776H03K19/1778
    • A hybrid nanotube, high-performance, dynamically reconfigurable architecture, NATURE, is provided, and a design optimization flow method and system, NanoMap. A run-time reconfigurable architecture is provided by associating a non-volatile universal memory to each logic element to enable cycle-by-cycle reconfiguration and logic folding, while remaining CMOS compatible. Through logic folding, significant logic density improvement and flexibility in performing area-delay tradeoffs are possible. NanoMap incorporates temporal logic folding during the logic mapping, temporal clustering and placement steps. NanoMap provides for automatic selection of a best folding level, and uses force-direct scheduling to balance resources across folding stages. Mapping can thereby target various optimization objectives and user constraints. A high-density, high-speed carbon nanotube RAM can be implemented as the universal memory, allowing on-chip multi-context configuration storage, enabling fine-grain temporal logic folding, and providing a significant increase in relative logic density.
    • 提供混合纳米管,高性能,动态可重构架构,NATURE,以及NanoMap的设计优化流程方法和系统。 通过将非易失性通用存储器与每个逻辑元件相关联来提供运行时可重构架构,以实现逐周期重新配置和逻辑折叠,同时保持CMOS兼容性。 通过逻辑折叠,可以实现显着的逻辑密度改进和执行区域延迟权衡的灵活性。 NanoMap在逻辑映射,时间聚类和放置步骤期间包含时间逻辑折叠。 NanoMap提供自动选择最佳折叠级别,并使用强制直接调度来平衡折叠阶段的资源。 因此,映射可以针对各种优化目标和用户约束。 高密度高速碳纳米管RAM可以实现为通用存储器,允许片上多上下文配置存储,实现细粒度时间逻辑折叠,并提供相对逻辑密度的显着增加。