会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 64. 发明申请
    • SEMICONDUCTOR DEVICE
    • 半导体器件
    • US20130092978A1
    • 2013-04-18
    • US13651973
    • 2012-10-15
    • FUJI ELECTRIC CO., LTD.Yoshitaka Sugawara
    • Yoshitaka SugawaraNobuyuki Takahashi
    • H01L29/739
    • H01L29/0834H01L29/1608H01L29/7395H01L29/7397
    • A semiconductor device includes a semiconductor layer of a first conductor type; a first semiconductor layer of a second conductor type, on the front of the semiconductor layer; a second semiconductor layer of the second conductor type, on the first semiconductor layer and having a higher impurity concentration than the first semiconductor layer; a third semiconductor layer of the second conductor type, on the second semiconductor layer and having a lower impurity concentration than the second semiconductor layer; a first semiconductor region of the first conductor type, in a surface layer of the third semiconductor layer; a second semiconductor region of the second conductor type, in a surface layer of the first semiconductor region; an input electrode contacting the second semiconductor region; a control electrode disposed above part of the first semiconductor region with an insulating film therebetween; and an output electrode disposed on the back of the semiconductor layer.
    • 半导体器件包括第一导体类型的半导体层; 第二导体类型的第一半导体层,位于半导体层的前面; 第二导体类型的第二半导体层,在第一半导体层上并且具有比第一半导体层更高的杂质浓度; 第二导体类型的第三半导体层,在第二半导体层上并且具有比第二半导体层低的杂质浓度; 第一导体类型的第一半导体区域,位于第三半导体层的表面层中; 在所述第一半导体区域的表面层中的所述第二导体类型的第二半导体区域; 与第二半导体区域接触的输入电极; 控制电极,其设置在所述第一半导体区域的一部分之上,其间具有绝缘膜; 以及设置在半导体层背面的输出电极。
    • 66. 发明授权
    • Silicon-containing curing composition and heat cured product thereof
    • 含硅固化性组合物以及它们的热固化产物
    • US07939614B2
    • 2011-05-10
    • US10594221
    • 2005-05-10
    • Takashi SueyoshiKen-Ichiro HiwatariTadashi JanadoYoshikazu ShojiYoshitaka Sugawara
    • Takashi SueyoshiKen-Ichiro HiwatariTadashi JanadoYoshikazu ShojiYoshitaka Sugawara
    • C08G77/04C08G77/12C08G77/14C08G77/20
    • C08L83/04C08G77/12C08G77/14C08G77/18C08G77/20C08G77/70C08L83/00
    • A curable composition which comprises at least one of the following (A), (B), and (C) and further contains (D) (provided that when (C) is not contained, both (A) and (B) are in the composition. (A): A silicon-containing polymer in which the content of components having a weight-average molecular weight of 1,000 or lower is 20 wt. % or lower and which has a reactive group A′ and one or more Si—O—Si bonds. (B): A silicon-containing polymer in which the content of components having a weight-average molecular weight of 1,000 or lower is 20 wt. % or lower and which has an Si—H group and one or more Si—O—Si bonds. (C): A silicon-containing polymer in which the content of components having a weight-average molecular weight of 1,000 or lower is 20 wt. % or lower and which has a reactive group A′, an Si—H group, and one or more Si—O—Si bonds. (D): A catalyst for curing reaction which is a platinum catalyst. The reactive group A′ is any of Si—R1, Si—O—R2, and Si—R3—OCOC(R4)═CH2, provided that R1 and R2 each is alkenyl, R3 is alkylene and/or arylene, and R4 is hydrogen or methyl.
    • 一种可固化的组合物,其包含以下的(A)中的至少一种,(B),和(C),还含有(D)(条件是当(C)不包含,无论(A)和(B)是在 该组合物(A):含硅聚合物,其中具有1,000或更低的重均分子量成分的含量为20重量%或更低,其中有一个反应性基团A'和一个或多个SI- O-Si键(B):A含硅聚合物,其中具有1,000或更低的重均分子量成分的含量为20重量%或更低,其具有Si-H基和一个或多个 Si-O-Si键(C):其中重均分子量为1,000以下的成分的含量为20重量%以下且具有反应性基团A'的含硅聚合物, Si-H基和一个或多个Si-O-Si键;(D):作为铂催化剂的用于固化反应的催化剂,反应性基团A'是Si-R 1,Si-O-R 2和 的Si-R3 OCOC(R 4)═CH2,条件是R1和R2各自是链烯基,R 3是亚烷基和/或亚芳基,并且R 4是氢或甲基。
    • 68. 发明授权
    • Voltage-controlled semiconductor device
    • 压控半导体器件
    • US07626232B2
    • 2009-12-01
    • US10593878
    • 2005-03-17
    • Katsunori AsanoYoshitaka Sugawara
    • Katsunori AsanoYoshitaka Sugawara
    • H01L29/94
    • H01L29/1095H01L29/0623H01L29/7391H01L29/7395
    • SiC-IGBTs, which have an inversion-type channel with high channel resistance and have high on-voltage due to an influence from the surface state of the interface between a gate insulating film and a base layer, are required to decrease the on-voltage.An embedded collector region is partially formed in a base layer which is formed on an emitter layer of a SiC semiconductor. A channel layer is formed on the base layer and the embedded collector region to constitute an accumulation-type channel. Consequently, at on time, holes are accumulated in the upper layer portion of the channel layer so that a low-resistant channel is formed. Current by the holes flows to the emitter layer through a channel from the collector region and becomes a base current for an npn transistor composed of the embedded collector region, the base region and the emitter region.
    • 需要具有高通道电阻的反型通道和由于栅极绝缘膜和基极层之间的界面的表面状态的影响而具有高导通电压的SiC-IGBT,以降低导通电压 。 嵌入式集电极区域部分地形成在形成在SiC半导体的发射极层上的基极层中。 沟道层形成在基极层和嵌入的集电极区域上,构成积聚型沟道。 因此,在时间上,在沟道层的上层部分积聚有孔,从而形成低阻抗沟道。 这些空穴的电流通过来自集电极区域的沟道流到发射极层,成为由嵌入式集电极区域,基极区域和发射极区域构成的npn晶体管的基极电流。