会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 45. 发明授权
    • Asynchronous analog-to-digital converter
    • 异步模数转换器
    • US09397693B1
    • 2016-07-19
    • US14926320
    • 2015-10-29
    • Texas Instruments Incorporated
    • Dinesh Jain
    • H03M3/00H03M1/52H03M3/04
    • H03M3/04H03M1/125H03M1/48H03M1/52
    • An asynchronous analog-to-digital converter (AADC) and a method of using the AADC are shown. The AADC includes a digital-to analog-converter (DAC), a continuous-time comparator that provides an output including a digital value of the DAC and a time value, and a first and a second continuous-time summer, each connected to receive an analog differential input on a first input, to receive a differential output of the DAC on a second input, and to provide a difference between the analog input and the output of the DAC to the continuous-time comparator and to an error estimator. The continuous-time comparator provides the output responsive to the difference between the analog input and the output of the DAC being zero.
    • 示出了异步模数转换器(AADC)和使用AADC的方法。 AADC包括数模转换器(DAC),连续时间比较器,其提供包括DAC的数字值和时间值的输出以及连续接收的第一和第二连续时间夏季 在第一输入上的模拟差分输入,用于在第二输入端接收DAC的差分输出,并且将DAC的模拟输入和输出之间的差值提供给连续时间比较器和误差估计器。 连续时间比较器提供响应于DAC的模拟输入和输出之间的差为零的输出。
    • 47. 发明授权
    • Analog-to-digital conversion loop for PS15 and WSS systems
    • 用于PS15和WSS系统的模数转换回路
    • US08872682B2
    • 2014-10-28
    • US13926455
    • 2013-06-25
    • STMicroelectronics S.r.l
    • Vanni PolettoCarlo AntoniniSalvatore Cannavacciuolo
    • H03M1/00H03M1/12H03M3/04H03M1/48
    • H03M1/12H03M1/1235H03M1/48H03M3/04
    • An analog-to-digital conversion loop adapted to generate a digital output signal corresponding to a low-pass filtered replica of an analog input signal, including an analog adder configured to receive the input analog signal and an analog feedback signal, adapted to generate an analog error signal corresponding to the difference between the analog input signal and the analog feedback signal; an analog-to-digital converter having a nonlinear input-output conversion characteristic defining a larger quantization step the more the input to be converted differs from a null value, configured to receive the analog error signal and to generate a corresponding digital error signal a digital integrator configured to receive the digital error signal, configured to generate the digital output signal corresponding to the time integration of the digital error signal; a digital-to-analog converter, configured to receive the digital output signal and to generate the analog feedback signal as analog replica of the digital output signal.
    • 一种适于产生对应于模拟输入信号的低通滤波复制品的数字输出信号的模拟 - 数字转换回路,包括配置成接收输入模拟信号的模拟加法器和模拟反馈信号,该模拟加法器适于产生 模拟误差信号对应于模拟输入信号和模拟反馈信号之间的差异; 具有定义较大量化步长的非线性输入 - 输出转换特性的模数转换器,被转换的输入越多与空值不同,被配置为接收模拟误差信号并产生相应的数字误差信号,数字 积分器,被配置为接收数字误差信号,被配置为产生对应于数字误差信号的时间积分的数字输出信号; 数模转换器,配置成接收数字输出信号并产生模拟反馈信号作为数字输出信号的模拟副本。
    • 48. 发明申请
    • ANALOG-TO-DIGITAL CONVERSION LOOP FOR PSI5 AND WSS SYSTEMS
    • PSI5和WSS系统的模拟到数字转换循环
    • US20130342376A1
    • 2013-12-26
    • US13926455
    • 2013-06-25
    • STMicroelectronics S.r.l.
    • Vanni PolettoCarlo AntoniniSalvatore Cannavacciuolo
    • H03M1/12
    • H03M1/12H03M1/1235H03M1/48H03M3/04
    • An analog-to-digital conversion loop adapted to generate a digital output signal corresponding to a low-pass filtered replica of an analog input signal, including an analog adder configured to receive the input analog signal and an analog feedback signal, adapted to generate an analog error signal corresponding to the difference between the analog input signal and the analog feedback signal; an analog-to-digital converter having a nonlinear input-output conversion characteristic defining a larger quantization step the more the input to be converted differs from a null value, configured to receive the analog error signal and to generate a corresponding digital error signal a digital integrator configured to receive the digital error signal, configured to generate the digital output signal corresponding to the time integration of the digital error signal; a digital-to-analog converter, configured to receive the digital output signal and to generate the analog feedback signal as analog replica of the digital output signal.
    • 一种适于产生对应于模拟输入信号的低通滤波复制品的数字输出信号的模拟 - 数字转换回路,包括配置成接收输入模拟信号的模拟加法器和模拟反馈信号,该模拟加法器适于产生 模拟误差信号对应于模拟输入信号和模拟反馈信号之间的差异; 具有定义较大量化步长的非线性输入 - 输出转换特性的模数转换器,被转换的输入越多与空值不同,被配置为接收模拟误差信号并产生相应的数字误差信号,数字 积分器,被配置为接收数字误差信号,被配置为产生对应于数字误差信号的时间积分的数字输出信号; 数模转换器,配置成接收数字输出信号并产生模拟反馈信号作为数字输出信号的模拟副本。
    • 50. 发明申请
    • A/D CONVERTER AND SOLID-STATE IMAGING DEVICE
    • A / D转换器和固态成像装置
    • US20110068967A1
    • 2011-03-24
    • US12872417
    • 2010-08-31
    • Hiroshi MASHIYAMASatoshi Akabane
    • Hiroshi MASHIYAMASatoshi Akabane
    • H03M1/34
    • H03M3/04H03M1/56H04N5/378
    • According to one embodiment, an A/D converter includes a determination circuit configured to determine whether a first analog signal is greater than a second analog signal or not, the first analog signal being a present A/D conversion target, the second analog signal being an immediately preceding A/D conversion target, a calculation circuit configured to add a reference voltage to a difference obtained by subtracting the second analog signal from the first analog signal, a generation circuit configured to generate a comparison voltage, a comparator configured to compare a calculated value of the calculation circuit with the comparison voltage, and a conversion circuit configured to convert a period into a digital signal, the period being required until the calculated value is identical with the comparison voltage by the comparator.
    • 根据一个实施例,A / D转换器包括确定电路,其被配置为确定第一模拟信号是否大于第二模拟信号,第一模拟信号是当前A / D转换目标,第二模拟信号是 紧接在前的A / D转换目标,计算电路,被配置为将参考电压加到通过从第一模拟信号中减去第二模拟信号而获得的差值,生成电路,被配置为产生比较电压;比较器, 具有比较电压的计算电路的计算值;以及转换电路,被配置为将周期转换为数字信号,所需的周期直到计算值与比较电压的比较电压相同。