会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明申请
    • Novel masked nitrogen enhanced gate oxide
    • 新型掩蔽氮增强栅氧化物
    • US20070148853A1
    • 2007-06-28
    • US11711548
    • 2007-02-26
    • John MooreMark Fischer
    • John MooreMark Fischer
    • H01L21/8238H01L21/336H01L21/31
    • H01L21/28202H01L21/3115H01L21/3144H01L21/823462H01L21/823857H01L29/518H01L29/78
    • A method for fabricating improved integrated circuit devices. The method enables selective hardening of gate oxide layers and includes providing a semiconductor substrate having a gate oxide layer formed thereover. A resist is then formed over the gate oxide layer and patterned to expose one or more areas of the gate oxide layer which are to be hardened. The exposed portions of the gate oxide layer are then hardened using a true remote plasma nitridation (RPN) scheme or a high-density plasma (HDP) RPN scheme. Because the RPN scheme used in the method of the present invention runs at low temperature, the patterned resist remains stable through the RPN process, and those areas of gate oxide layer which are exposed by the patterned resist are selectively hardened by the RPN treatment, while those areas covered by the patterned resist remain unaffected.
    • 一种用于制造改进的集成电路器件的方法。 该方法能够选择性地硬化栅极氧化物层,并且包括提供其上形成有栅极氧化物层的半导体衬底。 然后在栅极氧化物层上形成抗蚀剂,并将其图案化以暴露待硬化的栅极氧化物层的一个或多个区域。 然后使用真正的远程等离子体氮化(RPN)方案或高密度等离子体(HDP)RPN方案使栅极氧化物层的暴露部分硬化。 由于本发明方法中使用的RPN方案在低温下运行,图案化的抗蚀剂通过RPN工艺保持稳定,并且由图案化的抗蚀剂暴露的那些栅极氧化物层的那些区域通过RPN处理选择性硬化,而 由图案化的抗蚀剂覆盖的区域保持不受影响。
    • 43. 发明授权
    • Semiconductive wafer assemblies
    • 半导体晶片组件
    • US06677661B1
    • 2004-01-13
    • US09429220
    • 1999-10-28
    • Scott Jeffrey DeBoerJohn T. MooreMark FischerRandhir P. S. Thakur
    • Scott Jeffrey DeBoerJohn T. MooreMark FischerRandhir P. S. Thakur
    • H01L2358
    • H01L21/28123H01L21/0276H01L21/31144H01L21/3185
    • In one aspect, the invention includes a semiconductor fabrication process, comprising: a) providing a substrate; b) forming a layer of silicon nitride over the substrate, the layer having a thickness; and c) enriching a portion of the thickness of the silicon nitride layer with silicon, the portion comprising less than or equal to about 95% of the thickness of the layer of silicon nitride. In another aspect, the invention includes a semiconductor fabrication process, comprising: a) providing a substrate; b) forming a layer of silicon nitride over the substrate, the layer having a thickness; and c) increasing a refractive index of a first portion of the thickness of the silicon nitride layer relative to a refractive index of a second portion of the silicon nitride layer, the first portion comprising less than or equal to about 95% of the thickness of the silicon nitride layer. In yet another aspect, the invention includes semiconductor wafer assembly, comprising: a) a semiconductor wafer substrate; and b) a layer of silicon nitride over the substrate, the layer comprising a thickness and two portions elevationally displaced relative to one another, a first of the two portions having less resistance than a second of the two portions, the first portion comprising less than or equal to about 95% of the thickness of the silicon nitride layer.
    • 一方面,本发明包括半导体制造工艺,其包括:a)提供衬底; b)在衬底上形成氮化硅层,该层具有厚度; 以及c)用硅富集氮化硅层的一部分厚度,该部分包含小于或等于氮化硅层厚度的约95%。 在另一方面,本发明包括半导体制造工艺,其包括:a)提供衬底; b)在衬底上形成氮化硅层,该层具有厚度; 以及c)相对于所述氮化硅层的第二部分的折射率增加所述氮化硅层的厚度的第一部分的折射率,所述第一部分包括小于或等于所述氮化硅层的厚度的约95% 氮化硅层。 在另一方面,本发明包括半导体晶片组件,包括:a)半导体晶片衬底; 以及b)在所述衬底上的一层氮化硅,所述层包括相对于彼此高度位移的厚度和两个部分,所述两个部分中的第一部分具有比所述两个部分中的第二部分更小的电阻,所述第一部分包括小于 或等于氮化硅层厚度的约95%。
    • 44. 发明授权
    • Methods of forming a layer of silicon nitride in a semiconductor fabrication process
    • 在半导体制造工艺中形成氮化硅层的方法
    • US06670288B1
    • 2003-12-30
    • US09604850
    • 2000-06-27
    • Scott Jeffrey DeBoerJohn T. MooreMark FischerRandhir P. S. Thakur
    • Scott Jeffrey DeBoerJohn T. MooreMark FischerRandhir P. S. Thakur
    • H01L2131
    • H01L21/28123H01L21/0276H01L21/31144H01L21/3185
    • In one aspect, the invention includes a semiconductor fabrication process, comprising: a) providing a substrate; b) forming a layer of silicon nitride over the substrate, the layer having a thickness; and c) enriching a portion of the thickness of the silicon nitride layer with silicon, the portion comprising less than or equal to about 95% of the thickness of the layer of silicon nitride. In another aspect, the invention includes a semiconductor fabrication process, comprising: a) providing a substrate; b) forming a layer of silicon nitride over the substrate, the layer having a thickness; and c) increasing a refractive index of a first portion of the thickness of the silicon nitride layer relative to a refractive index of a second portion of the silicon nitride layer, the first portion comprising less than or equal to about 95% of the thickness of the silicon nitride layer. In yet another aspect, the invention includes semiconductor wafer assembly, comprising: a) a semiconductor wafer substrate; and b) a layer of silicon nitride over the substrate, the layer comprising a thickness and two portions elevationally displaced relative to one another, a first of the two portions having less resistance than a second of the two portions, the first portion comprising less than or equal to about 95% of the thickness of the silicon nitride layer.
    • 一方面,本发明包括半导体制造工艺,其包括:a)提供衬底; b)在衬底上形成氮化硅层,该层具有厚度; 以及c)用硅富集氮化硅层的一部分厚度,该部分包含小于或等于氮化硅层厚度的约95%。 在另一方面,本发明包括半导体制造工艺,其包括:a)提供衬底; b)在衬底上形成氮化硅层,该层具有厚度; 以及c)相对于所述氮化硅层的第二部分的折射率增加所述氮化硅层的厚度的第一部分的折射率,所述第一部分包括小于或等于所述氮化硅层的厚度的约95% 氮化硅层。 在另一方面,本发明包括半导体晶片组件,包括:a)半导体晶片衬底; 以及b)在所述衬底上的一层氮化硅,所述层包括相对于彼此高度位移的厚度和两个部分,所述两个部分中的第一部分具有比所述两个部分中的第二部分更小的电阻,所述第一部分包括小于 或等于氮化硅层厚度的约95%。
    • 45. 发明授权
    • Structure for an electrical contact to a thin film in a semiconductor structure and method for making the same
    • 用于与半导体结构中的薄膜的电接触的结构及其制造方法
    • US06440850B1
    • 2002-08-27
    • US09385586
    • 1999-08-27
    • Kunal R. ParekhMark FischerCharles H. Dennison
    • Kunal R. ParekhMark FischerCharles H. Dennison
    • H01L2144
    • H01L23/485H01L27/10897H01L2924/0002H01L2924/00
    • A network of electrically conductive plate contacts is provided within the structure of a DRAM chip to enable storage of non-zero voltage levels in each charge storage region. An improved cell or top plate contact provides low contact resistance and improved structural integrity making the contact less prone to removal during subsequent processing steps. A top plate conformally lines a container patterned down into a subregion. A metal contact structure comprises a waist section, a contact leg, and an anchor leg. The contact leg makes contact to the top plate within the container interior. The waist section joins the top of the contact leg to the top of the anchor leg and extends over the edge of the top plate. The anchor leg extends downward through the subregion adjacent to but spaced from the container to anchor the structure in place and provide structural integrity. Accordingly, the present invention provides an improved structure for contact to a conductive thin film, having low contact resistance and an improved structural integrity.
    • 在DRAM芯片的结构内提供导电板触点的网络,以便能够在每个电荷存储区域中存储非零电压电平。 改进的电池或顶板接触提供低接触电阻和改进的结构完整性,使得接触在随后的加工步骤期间更不易于去除。 顶板共形地将图案化的容器图案化成一个子区域。 金属接触结构包括腰部,接触腿和锚腿。 接触腿与容器内部的顶板接触。 腰部将接触腿的顶部连接到锚腿的顶部并且在顶板的边缘上延伸。 锚腿向下延伸穿过与容器相邻但与容器间隔开的子区域,以将结构锚定在适当位置并提供结构完整性。 因此,本发明提供了一种与导电薄膜接触的改进的结构,具有低的接触电阻和改进的结构完整性。
    • 47. 发明授权
    • Semiconductor processing methods of forming photoresist over silicon nitride materials, and semiconductor wafer assemblies comprising photoresist over silicon nitride materials
    • 在氮化硅材料上形成光刻胶的半导体加工方法以及包含氮化硅材料上的光致抗蚀剂的半导体晶片组件
    • US06300253B1
    • 2001-10-09
    • US09057155
    • 1998-04-07
    • John T. MooreScott J. DeBoerMark Fischer
    • John T. MooreScott J. DeBoerMark Fischer
    • H01L2131
    • H01L21/31144G03F7/091H01L21/0214H01L21/0217H01L21/02211H01L21/02271H01L21/02304H01L21/312
    • In one aspect, the invention includes a semiconductor processing method, comprising: a) providing a silicon nitride material having a surface; b) forming a barrier layer over the surface of the material, the barrier layer comprising silicon and nitrogen; and c) forming a photoresist over and against the barrier layer. In another aspect, the invention includes a semiconductor processing method, comprising: a) providing a silicon nitride material having a surface; b) forming a barrier layer over the surface of the material, the barrier layer comprising silicon and nitrogen; c) forming a photoresist over and against the barrier layer; d) exposing the photoresist to a patterned beam of light to render at least one portion of the photoresist more soluble in a solvent than an other portion, the barrier layer being an antireflective surface that absorbs light passing through the photoresist; and e) exposing the photoresist to the solvent to remove the at least one portion while leaving the other portion over the barrier layer. In yet another aspect, the invention includes a semiconductor wafer assembly, comprising: a) a silicon nitride material, the material having a surface; b) a barrier layer over the surface of the material, the barrier layer comprising silicon and nitrogen; and c) a photoresist over and against the barrier layer.
    • 一方面,本发明包括半导体处理方法,包括:a)提供具有表面的氮化硅材料; b)在所述材料的表面上形成阻挡层,所述阻挡层包含硅和氮; 以及c)在所述阻挡层上形成光致抗蚀剂。 另一方面,本发明包括半导体处理方法,包括:a)提供具有表面的氮化硅材料; b)在所述材料的表面上形成阻挡层,所述阻挡层包含硅和氮; c)在阻挡层上形成光致抗蚀剂; d)将所述光致抗蚀剂暴露于图案化的光束以使所述光致抗蚀剂的至少一部分在溶剂中比其它部分更易溶,所述阻挡层是吸收通过所述光致抗蚀剂的光的抗反射表面; 以及e)将所述光致抗蚀剂暴露于所述溶剂以除去所述至少一个部分,同时将所述另一部分留在所述阻挡层上。 在另一方面,本发明包括半导体晶片组件,包括:a)氮化硅材料,该材料具有表面; b)在所述材料的表面上的阻挡层,所述阻挡层包含硅和氮; 以及c)在所述阻挡层上并抵靠所述阻挡层的光致抗蚀剂。
    • 48. 发明授权
    • Reduction of contact size utilizing formation of spacer material over
resist pattern
    • 通过在抗蚀剂图案上形成隔离材料来减小接触尺寸
    • US5932491A
    • 1999-08-03
    • US796399
    • 1997-02-06
    • Phillip G. WaldMark FischerWilliam A. Stanton
    • Phillip G. WaldMark FischerWilliam A. Stanton
    • H01L21/768H01L21/00
    • H01L21/76831H01L21/76807
    • A method for forming a sidewall aligned contact structure without a hardmask layer. A semiconductor region is provided having an active area at an upper surface. An insulating layer is formed having an upper surface over the active area. Using a photo-patterned organic mask, a gross contact opening is etched in the insulating layer over the active area. The gross contact opening extends downward from the upper surface and partially through the insulating layer. A conformal layer of material is deposited at low temperature over the patterned mask as well as sidewalls and a bottom surface of the gross contact opening The conformal layer comprises a material that is differentially etchable with respect to the photomask and preferably etches similarly to the insulating layer. A portion of the insulating layer at the base of the gross contact opening is exposed. A contact opining is formed in the exposed portion of the insulating layer using the remaining conformal layer as a mask.
    • 一种用于形成没有硬掩模层的侧壁对齐接触结构的方法。 提供在上表面具有有效面积的半导体区域。 在有源区域上形成有上表面的绝缘层。 使用光刻图案的有机掩模,在有效区域上的绝缘层中蚀刻总接触开口。 总接触开口从上表面向下延伸并且部分地穿过绝缘层。 在图案化掩模以及总接触开口的侧壁和底表面上的低温下沉积保形层材料。共形层包括相对于光掩模可差分蚀刻的材料,并且优选类似于绝缘层蚀刻 。 在总触点开口底部的绝缘层的一部分露出。 使用剩余的保形层作为掩模,在绝缘层的暴露部分中形成接触形成。
    • 50. 发明授权
    • Additional metal routing in semiconductor devices
    • 半导体器件中的附加金属布线
    • US08674404B2
    • 2014-03-18
    • US12972232
    • 2010-12-17
    • Terry McDanielJames GreenMark Fischer
    • Terry McDanielJames GreenMark Fischer
    • H01L29/66
    • H01L27/105H01L21/823475H01L21/823871H01L27/1052H01L27/10894H01L27/10897H01L27/11531H01L29/66545
    • Memory devices, such as DRAM memory devices, may include one or more metal layers above a local interconnect of the DRAM memory that make contact to lower gate regions of the memory device. As the size of semiconductor components decreases and circuit densities increase, the density of the metal routing in these upper metal layers becomes increasingly difficult to fabricate. By providing additional metal routing in the lower gate regions that may be coupled to the upper metal layers, the spacing requirements of the upper metal layers may be eased, while maintaining the size of the semiconductor device. In addition, the additional metal routing formed in the gate regions of the memory devices may be disposed parallel to other metal contacts in a strapping configuration, thus reducing a resistance of the metal contacts, such as buried digit lines of a DRAM memory cell.
    • 诸如DRAM存储器件的存储器件可以包括与存储器件的下部栅极区域接触的DRAM存储器的局部互连上方的一个或多个金属层。 随着半导体元件的尺寸减小和电路密度增加,这些上层金属层中的金属布线的密度越来越难于制造。 通过在可以耦合到上金属层的下栅极区域中提供额外的金属布线,可以在保持半导体器件的尺寸的同时,缓和上金属层的间隔要求。 此外,形成在存储器件的栅极区域中的附加金属布线可以以带状构造平行于其它金属触点设置,从而降低金属触点(例如DRAM存储器单元的掩埋数字线)的电阻。